
R8C/38T-A Group
13. DTC
Under development Preliminary document
Specifications in this document are tentative and subject to change.
R01UH0241EJ0010 Rev.0.10
Page 171 of 730
Aug 05, 2011
13.2.3
DTC Control Register j (DTCCRj) (j = 0 to 23)
Notes:
1. Enabled when the MODE bit is 1 (repeat mode).
2. Settings of bits SAMOD and DAMOD are invalid for the repeat area.
3. Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).
13.2.4
DTC Block Size Register j (DTBLSj) (j = 0 to 23)
Note:
1. When the DTBLS register is set to 00h, the block size is 256 bytes.
The value that can be specified in repeat mode is between 01h to FFh (1 to 255 bytes).
13.2.5
DTC Transfer Count Register j (DTCCTj) (j = 0 to 23)
Note:
1. When the DTCCT register is set to 00h, the number of transfer times is 256. The number is decremented by 1
each time the DTC is activated.
The value that can be specified in repeat mode is between 01h to FFh (1 to 255 times).
Bit
b7b6
b5b4b3
b2b1b0
Symbol
After Reset
XXX
XXXX
X
Bit
Symbol
Bit Name
Function
R/W
b0
MODE
Transfer mode select bit
0: Normal mode
1: Repeat mode
R/W
b1
RPTSEL Repeat area select bit
(1)0: Transfer destination is the repeat area
1: Transfer source is the repeat area
R/W
b2
SAMOD Source address control bit
(2)0: Fixed
1: Incremented
R/W
b3
DAMOD Destination address control bit
(2)R/W
b4
CHNE
Chain transfer enable bit
(3)0: Chain transfers disabled
1: Chain transfers enabled
R/W
b5
RPTINT Repeat mode interrupt enable bit
(1)0: Interrupt generation disabled
1: Interrupt generation enabled
R/W
b6
—
Reserved
Set to 0. The read value is undefined.
R/W
b7
—
Bit
b7b6
b5b4b3
b2b1b0
Symbol
————
———
—
After Reset
XXX
XXXX
X
Bit
Function
Setting Range
R/W
b7 to b0
These bits specify the size of the data block to be transferred by one
activation.
R/W
Bit
b7b6
b5b4b3
b2b1b0
Symbol
————
———
—
After Reset
XXX
XXXX
X
Bit
Function
Setting Range
R/W
b7 to b0
These bits specify the number of times of DTC data transfers.
R/W