
Rev. 1.00 Mar. 18, 2008 Page xxi of xxiv
19.3.14 SERIRQ Control Register 1 (SIRQCR1).............................................................. 590
19.3.15 SERIRQ Control Register 2 (SIRQCR2).............................................................. 594
19.3.16 SERIRQ Control Register 3 (SIRQCR3).............................................................. 597
19.3.17 SERIRQ Control Register 4 (SIRQCR4).............................................................. 598
19.3.18 SCIF Address Register (SCIFADRH, SCIFADRL) ............................................. 599
19.3.19 Host Interface Select Register (HISEL)................................................................ 600
19.4
Operation ........................................................................................................................... 601
19.4.1 LPC interface Activation ...................................................................................... 601
19.4.2 LPC I/O Cycles..................................................................................................... 601
19.4.3 Gate A20............................................................................................................... 604
19.4.4 LPC Interface Shutdown Function (LPCPD)........................................................ 607
19.4.5 LPC Interface Serialized Interrupt Operation (SERIRQ) ..................................... 611
19.4.6 LPC Interface Clock Start Request ....................................................................... 613
19.4.7 SCIF Control from LPC Interface......................................................................... 613
19.5
Interrupt Sources................................................................................................................ 614
19.5.1 IBFI1, IBFI2, IBFI3, IBFI4, OBEI, and ERRI ..................................................... 614
19.5.2 SMI, HIRQ1, HIRQ3, HIRQ4, HIRQ5, HIRQ6, HIRQ7, HIRQ8, HIRQ9,
HIRQ10, HIRQ11, HIRQ12, HIRQ13, HIRQ14, and HIRQ15 ........................... 615
19.6
Usage Note......................................................................................................................... 618
19.6.1 Data Conflict......................................................................................................... 618
Section 20 A/D Converter..................................................................................621
20.1
Features.............................................................................................................................. 621
20.2
Input/Output Pins ...............................................................................................................623
20.3
Register Descriptions ......................................................................................................... 624
20.3.1 A/D Data Registers A to H (ADDRA to ADDRH) .............................................. 624
20.3.2 A/D Control/Status Register (ADCSR) ................................................................ 625
20.3.3 A/D Control Register (ADCR) ............................................................................. 627
20.4
Operation ........................................................................................................................... 629
20.4.1 Single Mode.......................................................................................................... 629
20.4.2 Scan Mode ............................................................................................................ 630
20.4.3 Input Sampling and A/D Conversion Time .......................................................... 631
20.5
Interrupt Source ................................................................................................................. 632
20.6
A/D Conversion Accuracy Definitions .............................................................................. 633
20.7
Usage Notes ....................................................................................................................... 635
20.7.1 Module Stop Mode Setting ................................................................................... 635
20.7.2 Permissible Signal Source Impedance .................................................................. 635
20.7.3 Influences on Absolute Accuracy ......................................................................... 636
20.7.4 Setting Range of Analog Power Supply and Other Pins....................................... 636
20.7.5 Notes on Board Design ......................................................................................... 636