
Rev. 1.00 Mar. 18, 2008 Page xix of xxiv
16.3.1 I
2C Bus Data Register (ICDR) .............................................................................. 470
16.3.2 Slave Address Register (SAR).............................................................................. 471
16.3.3 Second Slave Address Register (SARX) .............................................................. 472
16.3.4 I
2C Bus Mode Register (ICMR)............................................................................ 474
16.3.5 I
2C Bus Control Register (ICCR).......................................................................... 477
16.3.6 I
2C Bus Status Register (ICSR)............................................................................. 486
16.3.7 I
2C Bus Control Initialization Register (ICRES)................................................... 490
16.3.8 I
2C Bus Extended Control Register (ICXR).......................................................... 491
16.4
Operation ........................................................................................................................... 495
16.4.1 I
2C Bus Data Format ............................................................................................. 495
16.4.2 Initialization.......................................................................................................... 497
16.4.3 Master Transmit Operation ................................................................................... 497
16.4.4 Master Receive Operation .................................................................................... 502
16.4.5 Slave Receive Operation....................................................................................... 505
16.4.6 Slave Transmit Operation ..................................................................................... 509
16.4.7 IRIC Setting Timing and SCL Control ................................................................. 512
16.4.8 Noise Canceller..................................................................................................... 514
16.4.9 Initialization of Internal State ............................................................................... 514
16.5
Interrupt Sources................................................................................................................ 516
16.6
Usage Notes ....................................................................................................................... 517
16.6.1 Module Stop Mode Setting ................................................................................... 520
Section 17 SMBus 2.0 Interface (SMBUS) .......................................................521
17.1
Features.............................................................................................................................. 521
17.2
Input/Output Pins ...............................................................................................................522
17.3
Register Descriptions ......................................................................................................... 522
17.3.1 PEC Calculation Data Entry Register (PECX) ..................................................... 522
17.3.2 PEC Calculation Data Re-entry Register (PECY) ................................................ 523
17.3.3 PEC Calculation Result Output Register (PECZ) ................................................. 523
17.4
Operation ........................................................................................................................... 524
17.4.1 SMBus 2.0 Data Format ....................................................................................... 524
17.4.2 Usage of PEC Calculation Module ....................................................................... 525
17.5
Usage Notes ....................................................................................................................... 526
17.5.1 Module Stop Mode Setting ................................................................................... 526
Section 18 Keyboard Buffer Control Unit (PS2)...............................................527
18.1
Features.............................................................................................................................. 527
18.2
Input/Output Pins ...............................................................................................................529
18.3
Register Descriptions ......................................................................................................... 530
18.3.1 Keyboard Control Register 1 (KBCR1)................................................................ 531