- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368391 > PXASCCKFBE (NXP SEMICONDUCTORS) CMOS 16-bit communications microcontroller PDF資料下載
參數(shù)資料
| 型號： | PXASCCKFBE |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS 16-bit communications microcontroller |
| 中文描述： | 16-BIT, 30 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, SOT-407-1, LQFP-100 |
| 文件頁數(shù)： | 35/42頁 |
| 文件大?。?/td> | 229K |
| 代理商： | PXASCCKFBE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary specification
XA-SCC
CMOS 16-bit communications microcontroller
1999 Mar 29
35
A
WE
D
SU01136
CLKOUT
RAS (CS)
CAS (BHE/BLE)
NOTE:
If only one byte is being written, then only the corresponding CAS signal goes active. On 8 bit bus, CASH is inactive, and CASL goes active for
both even and odd addressed bytes.
: OE is inactive during all writes.
t
CHDV
VALID DATA
t
CHSH
NOTE 1
t
CHSH
t
CHAH
t
CHSL
t
CHAH
t
CHAV
RAS ADDRESS
CAS ADDRESS
t
CHSL
t
AVSL
t
AVSL
Figure 15. DRAM Write (on 16 Bit Bus, also 8 Bit Write on 8 Bit Bus)
ééééé
On all cycles on 8 bit bus, BHE remains high (inactive).
DRIVEN BY XA
A0
CS
BLE
OE
NOTE 2
SU01137
CLKOUT
A19–A1
D7–D0
NOTE 3
t
CHSL
t
CHAV
t
CHSH
t
OHDE
NOTE 2
t
DIH
DRIVEN
BY XA
EVEN BYTE ADDRESS
ODD BYTE ADDRESS
t
CHAV
WARNING:
On the external bus, ALL XA–SCC reads are 16 bit Reads. If the CPU instruction only specifies 8 bits, then the CPU uses the appropriate byte, and discards the extra
byte. Thus “8 Bit Reads” and “16 bit Reads” appear to be identical on the bus. On an 8 bit bus, this will appear as two consecutive 8 bit reads even though the CPU will only use one
of the two bytes.
WARNING:
Some 8 bit I/O devices (especially FIFOs) cannot operate correctly with 2 bytes being Read for a 1 Byte Read. The most common (and least expensive) solution is to
operate these 8 bit devices on a 16 bit bus, and access them in software on all odd byte (or all even byte) boundaries. An added benefit of this technique is that byte reads are faster
than on an 8 bit bus, because only 1 word is fetched (a single read) instead of 2 consecutive bytes.
t
AVSL
t
DIS
t
DIS
t
AHDR
Figure 16. Generic (SRAM, Flash, I/O Device, etc.) Read (16 Bit or 8 Bit) on 8 Bit Bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXB9202 | ?Broadband Communication Controller |
| PXC2081 | 480CH 8bit TFT LCD Source Driver with mini-LVDS interface |
| PXC2081COF | 480CH 8bit TFT LCD Source Driver with mini-LVDS interface |
| PXC2081TCP | 480CH 8bit TFT LCD Source Driver with mini-LVDS interface |
| PXC36SACN-M | JT 6C 6#22D SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXB 4210 EL V1.2-G | 制造商:Lantiq 功能描述:LTQPXB 4210 EL V1.2-G LQ000001141_GRX288 |
| PXB 4219 E V3.4 | 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| PXB 4220 E V3.4-G | 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| PXB 4221 E V3.4-G | 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| PXB1512D05/N | 制造商:TDK-Lambda Corporation 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。