參數(shù)資料
型號(hào)： PXASCCKFBE
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： CMOS 16-bit communications microcontroller
中文描述： 16-BIT, 30 MHz, MICROCONTROLLER, PQFP100
封裝： 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, SOT-407-1, LQFP-100
文件頁(yè)數(shù)： 29/42頁(yè)
文件大?。?/td> 229K
代理商： PXASCCKFBE
Philips Semiconductors
Preliminary specification
XA-SCC
CMOS 16-bit communications microcontroller
1999 Mar 29
29
PRELIMINARY AC ELECTRICAL CHARACTERISTICS (5.0V
V
DD
= 5.0V
10%, T
amb
= –40 C to +85 C (industrial)
10%)
1
LIMITS
SYMBOL
All Cycles
F
C
FIGURE
PARAMETER
MIN
MAX
UNIT
System Clock Frequency
0
30
MHz
t
C
25
System Clock Period = 1/F
C
XTALIN High Time
33.33
–
ns
t
CHCX
t
CLCX
t
CLCH
t
CHCL
t
AVSL
t
CHAH
t
CHAV
t
CHSH
t
CHSL
t
CODH
25
t
C
* 0.5
t
C
* 0.4
–
–
ns
25
XTALIN Low Time
–
ns
25
XTALIN Rise Time
5
ns
25
XTALIN Fall Time
–
5
ns
All
Address Valid to Strobe low
Address hold after CLKOUT rising edge
9
t
C
– 21
1
–
ns
All
–
ns
All
Delay from CLKOUT rising edge to address valid
Delay from CLKOUT rising edge to Strobe High
9
–
1
1
25
ns
All
21
ns
All
Delay from CLKOUT rising edge to Strobe Low
9
19
ns
26
ClkOut Duty Cycle High (into 40pF max.)
(See
Warning
Note 5 on page 31.)
t
CHCX
–7
t
CHCX
+3
ns
t
CPWH
13, 14, 16,
20, 21, 22
CAS Pulse Width High
t
C
– 12
–
ns
t
CPWL
13, 21
CAS Pulse Width Low
t
C
– 10
–
ns
All DRAM cycles
t
RP
24
RAS precharge time, thus minimum RAS high time
8
(n * t
C
) –16
note 8
–
ns
Generic Data Read Only
t
AHDR
9, 16
Address hold (A19–A1 only, not A0) after CS, BLE, BHE rise at end
of Generic Data Read Cycle (not code fetch)
t
C
–12
–
ns
Data Read and Instruction Fetch Cycles
t
DIS
9, 10,
12–14, 16,
17, 20, 21
Data In Valid setup to ClkOut rising edge
25
–
ns
t
DIH
t
OHDE
Data In Valid hold after ClkOut rising edge
2
0
–
ns
10, 12, 13,
16, 20, 21
OE high to XA Data Bus Driver Enable
t
C
– 14
–
ns
Write Cycles
t
CHDV
t
DVSL
t
SHAH
t
SHDH
Refresh
t
CLRL
Wait Input
t
WS
t
WH
NOTE:
1. See notes after the 3.3V AC timing table.
Clock High to Data Valid
–
25
ns
Data Valid prior to Strobe Low
t
C
– 23
t
C
– 25
t
C
– 25
–
ns
11, 16
Minimum Address Hold Time after strobe goes inactive
–
ns
Data hold after strobes (CS and BHE/BLE) high
–
ns
21
CAS low to RAS low
t
C
– 15
–
ns
24
WAIT setup (stable high or low) to CLKOUT rising edge
20
–
ns
24
WAIT hold (stable high or low) after CLKOUT rising edge
0
–
ns
相關(guān)PDF資料
PDF描述
PXB9202 ?Broadband Communication Controller
PXC2081 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
PXC2081COF 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
PXC2081TCP 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
PXC36SACN-M JT 6C 6#22D SKT PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PXB 4210 EL V1.2-G 制造商:Lantiq 功能描述:LTQPXB 4210 EL V1.2-G LQ000001141_GRX288
PXB 4219 E V3.4 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
PXB 4220 E V3.4-G 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
PXB 4221 E V3.4-G 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
PXB1512D05/N 制造商:TDK-Lambda Corporation 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*