- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368391 > PXASCCKFBE (NXP SEMICONDUCTORS) CMOS 16-bit communications microcontroller PDF資料下載
參數(shù)資料
| 型號： | PXASCCKFBE |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS 16-bit communications microcontroller |
| 中文描述： | 16-BIT, 30 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, SOT-407-1, LQFP-100 |
| 文件頁數(shù)： | 31/42頁 |
| 文件大?。?/td> | 229K |
| 代理商： | PXASCCKFBE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary specification
XA-SCC
CMOS 16-bit communications microcontroller
1999 Mar 29
31
4. To meet hold time, EDO DRAM drives data onto the bus until OE rises, or until a new falling edge of CAS.
5.
WARNING: ClkOut is specified at 40pF max
. More than 40pf on ClkOut may significantly degrade the ClkOut waveform. Load capacitance
for all outputs (except ClkOut) = 80pF.
6. Not all combinations of bus timing configuration values result in valid bus cycles. Please refer to the XA-SCC User Manualfor details.
7. When code is being fetched on the external bus, a burst mode fetch is used. This burst can be from 2 to 16 bytes long. On a 16 bit bus,
A3–A1 are incremented for each new word of the burst. On an 8 bit bus, A3–A0 are incremented for each new byte of the burst code fetch.
8. t
is specified as the minimum high time (thus inactive) on each of the 5 individual CS_RAS[5:1] pins when such pin is programmed in the
memory controller to service DRAM. The number of CClks (system clocks) in t
RP
is programmable, and is represented by n in the t
RP
equation in the AC tables. Regardless of what value is programmed into the control register, n will never be less than 2 clocks. Thus at
30MHz system clock, the minimum value for RAS precharge is t
RP
= ((2 * t
C
) –16) = ((2 * 33.33) – 16) = 50.6ns. As the system clock
frequency F
C
, is slowed down, t
C
(system clock period) of course becomes greater, and thus t
RP
becomes greater.
9. The MIN value for this parameter is guaranteed by design and is not tested in production to the specified limit. In those cases where a
maximum value is specified in the table for this parameter, it is tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXB9202 | ?Broadband Communication Controller |
| PXC2081 | 480CH 8bit TFT LCD Source Driver with mini-LVDS interface |
| PXC2081COF | 480CH 8bit TFT LCD Source Driver with mini-LVDS interface |
| PXC2081TCP | 480CH 8bit TFT LCD Source Driver with mini-LVDS interface |
| PXC36SACN-M | JT 6C 6#22D SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXB 4210 EL V1.2-G | 制造商:Lantiq 功能描述:LTQPXB 4210 EL V1.2-G LQ000001141_GRX288 |
| PXB 4219 E V3.4 | 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| PXB 4220 E V3.4-G | 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| PXB 4221 E V3.4-G | 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| PXB1512D05/N | 制造商:TDK-Lambda Corporation 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。