- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368224 > PSD413A2F Field Programmable Microcontroller Peripherals with Flash Memory(可編程邏輯，16K位SRAM,35個(gè)可編程I/O,通用PLD有59個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD413A2F |
| 英文描述： | Field Programmable Microcontroller Peripherals with Flash Memory(可編程邏輯，16K位SRAM,35個(gè)可編程I/O,通用PLD有59個(gè)輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備與快閃記憶體（可編程邏輯，16K的位的SRAM，35余個(gè)可編程輸入/輸出，通用PLD的有59個(gè)輸入） |
| 文件頁數(shù)： | 87/98頁 |
| 文件大?。?/td> | 365K |
| 代理商： | PSD413A2F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當(dāng)前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
PSD413F Family
6-87
ADVANCE INFORMATION
Command
Definitions
(cont.)
Read/Reset Command
The read or reset operation is initiated by writing the read/reset command sequence into
the command register. Microprocessor read cycles retrieve array data from the memory.
The device remains enabled for reads until the command register contents are altered.
The device will automatically power-up in the read/reset state. In this case, a command
sequence is not required to read data. Standard microprocessor read cycles will retrieve
array data. This default value ensures that no spurious alteration of the memory content
occurs during the power transition.
Autoselect Command
Flash memory devices are intended for use in applications where the local CPU can alter
memory contents. This Flash memory contains an Autoselect command operation to
supplement the traditional programming methodology. The operation is initiated by writing
the Autoselect command sequence into the command register. While in this mode, the write
protect status of sectors can be read. Scanning the sector addresses (A14, A15F, and
A16F) while (A1, A0) = (1,0) will produce a logical “1” at device output DQ0 for a protected
sector. To terminate the operation, it is necessary to write the read/reset command
sequence into the register.
Byte Programming
The device is programmed on a byte-by-byte basis. Programming is a four bus cycle
operation. There are two “unlock” write cycles. These are followed by the program set-up
command and data write cycles. Addresses are latched on the falling edge of CSF or WRF,
whichever happens later and the data is latched on the rising edge of CSF or WRF,
whichever happens first. The rising edge of CSF or WRF (whichever happens first) begins
programming using the Embedded Program Algorithm. Upon executing the algorithm, the
system is
not required to provide further controls or timings. The device will automatically
provide adequate internally generated program pulses and verify the programmed cell
margin.
The automatic programming operation is completed when the data on DQ7 (also used as
Data Polling) is equivalent to data written to this bit at which time the device returns to the
read mode and addresses are not longer latched (see Table 4, Write Operation Status).
Therefore, the device requires that a valid address to the device be supplied by the system
at this particular instance of time for Data Polling operations. Data Polling must be
performed at the memory location which is being programmed.
Any commands written to the chip during the Embedded Program Algorithm will be ignored.
Programming is allowed in any sequence and across sector boundaries. Beware that a data
“0” cannot be programmed back to a “1”. Attempting to do so may cause the device to
exceed programming time limits (DQ5 = 1) or result in an apparent success, according to
the data polling algorithm, but a read from reset/read mode will show that the data is still
“0”. Only erase operations can convert “0”s to “1”s.
Figure 1 illustrates the Embedded Programming Algorithm using typical command strings
and bus operations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD4235G2(中文) | Flash In-System-Programmable Peripherals for 16-Bit MCUs(用于16位MCU的閃速在系統(tǒng)可編程外圍芯片) |
| PSD4235G2 | Flash In-System-Programmable Peripherals for 16-Bit MCUs(用于16位MCU的閃速在系統(tǒng)可編程外圍芯片) |
| PSD4235G2 | FLASH IN-SYSTEM PROGRAMMABLE (ISP) PERIPHERALS FOR 16-BIT MCUS (5V SUPPLY) |
| PSD4235G2V | -200V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a TO-254AA package; A JANSR2N7426 with Standard Packaging |
| PSD4235G1-B-12J | Flash In-System Programmable ISP Peripherals For 16-bit MCUs 5V Supply |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD4-16 | 制造商:Tamura Corporation of America 功能描述: |
| PSD4-20 | 制造商:MICROTRAN 功能描述:POWER TRANSFORMER, 6 VA |
| PSD4235G2-70U | 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 4M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| PSD4235G2-90U | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| PSD4235G2-90UI | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。