
PowerPC 440SPe Embedded Processor
68
AMCC Proprietary
Revision 1.23 - Sept 21, 2006
Preliminary Data Sheet
EMCTxEn
EMCTxErr
Internal Peripheral Interface
IIC0SClk
IIC0SDA
IIC1SClk
IIC1SDA
UARTSerClk
UART0_Rx
UART0_Tx
UART0_DCD
UART0_DSR
UART0_CTS
UART0_DTR
UART0_RI
UART0_RTS
UART1_Rx
UART1_Tx
UART1_DSR/CTS
UART1_DTR/RTS
UART2_Rx
UART2_Tx
Interrupts Interface
IRQ0:15
JTAG Interface
TDI
TMS
TDO
TCK
TRST
System Interface
Halt
GPIO00:31
SysClk
SysErr
SysReset
HISRRst
TESTEN
TmrClk
Trace Interface
TrcClk
TRCBS0:2
TrcES0:4
TrcTS0:6
na
na
na
na
15
15
2
2
19.1
19.1
8.7
8.7
EMCTxClk
EMCTxClk
n/a
-
n/a
-
n/a
-
n/a
-
-
-
n/a
-
n/a
n/a
-
n/a
-
n/a
-
n/a
-
-
-
n/a
-
n/a
n/a
-
n/a
-
n/a
n/a
-
n/a
n/a
n/a
n/a
-
n/a
-
n/a
n/a
-
n/a
n/a
n/a
15.3
15.3
15.3
15.3
19.1
-
19.1
19.1
19.1
19.1
19.1
-
19.1
19.1
19.1
19.1
19.1
19.1
19.1
10.2
10.2
10.2
10.2
8.7
-
8.7
8.7
8.7
8.7
8.7
-
8.7
8.7
8.7
8.7
8.7
8.7
8.7
IIC0SClk
IIC0SClk
UARTSerClk
UARTSerClk
async
async
async
async
async
async
UARTSerClk
UARTSerClk
async
async
UARTSerClk
UARTSerClk
n/a
n/a
n/a
-
n/a
n/a
-
n/a
n/a
-
n/a
-
n/a
n/a
-
n/a
-
n/a
n/a
-
n/a
-
-
-
-
-
n/a
n/a
async
-
-
-
-
na
na
-
na
na
na
na
-
na
na
na
na
19.1
na
na
na
na
8.7
na
na
async
async
async
async
async
na
-
-
na
-
-
-
-
-
-
-
-
n/a
-
n/a
-
-
-
n/a
n/a
n/a
-
n/a
-
-
-
n/a
n/a
n/a
19.1
n/a
19.1
n/a
19.1
n/a
n/a
n/a
8.7
n/a
8.7
n/a
8.7
n/a
n/a
async
async
na
async
async
async
async
na
n/a
-
-
-
-
n/a
-
-
-
-
n/a
-
-
-
n/a
-
-
-
-
-
-
-
-
-
-
-
19.1
19.1
19.1
19.1
8.7
8.7
8.7
8.7
Table 14. I/O Specifications—All Speeds (Sheet 2 of 2)
Notes:
1. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard.
2.
PCI-X timings are for asynchronous operation up to 133.33MHz. PCI-X input setup time requirement is 1.2ns for 133.33MHz
and 1.7ns for 66.66MHz. PCI timings (in parentheses) are for asynchronous operation up to 66.66MHz. PCI output hold time
requirement is 1ns for 66.66MHz and 2ns for 33.33MHz.
3. These are DDR signals that can change on both the positive and negative clock transitions.
Signal
Input (ns)
Output (ns)
Output Current (mA)
I/O H
(minimum)
Clock
Notes
Setup Time
(T
IS
min)
Hold Time
(T
IH
min)
Valid Delay
(T
OV
max)
Hold Time
(T
OH
min)
I/O L
(minimum)