參數(shù)資料
型號(hào): PPC440SPE-ANB667C
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: PowerPC 440SPe Embedded Processor
中文描述: 32-BIT, 667 MHz, RISC PROCESSOR, PBGA675
封裝: 27 X 27 MM, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, FCBGA-675
文件頁(yè)數(shù): 9/80頁(yè)
文件大?。?/td> 572K
代理商: PPC440SPE-ANB667C
PowerPC 440SPe Embedded Processor
Revision 1.23 - Sept 21, 2006
Preliminary Data Sheet
AMCC Proprietary
9
PowerPC 440 Processor Core
The PowerPC 440 processor core is designed for high-end applications such as RAID controllers, SAN, ISCSI,
routers, switches, printers, set-top boxes, and so on. It is the first processor core to implement the Book E
PowerPC embedded architecture and uses the 128-bit version of IBM’s on-chip CoreConnect Bus Architecture.
Features include:
Up to 800 MHz operation
PowerPC Book E architecture
32KB I-cache, 32KB D-cache
– parity on data and tag address - Checking of parity with error injection
Three logical regions in D-cache: Locked, Transient, and Normal
D-cache full-line flush capability
41-bit virtual address, 36-bit (64GB) physical address
Superscalar, out-of-order execution
Seven-stage pipeline
Three execution pipelines
Dynamic branch prediction
Memory management unit
– 64-entry, full associative, unified TLB with parity
– Separate instruction and data micro-TLBs
– Storage attributes for write-through, cache-inhibited, guarded, and big or little endian
Debug facilities
– Multiple instruction and data range breakpoints
– Data value compare
– Single step, branch, and trap events
– Non-invasive real-time trace interface
24 DSP instructions
– Single cycle multiply and multiply-accumulate
– 32 x 32 integer multiply
Internal Buses
The PowerPC 440SPe features three IBM standard on-chip buses: the Processor Local Bus (PLB), the On-Chip
Peripheral Bus (OPB), and the Device Control Register Bus (DCR). The high performance, high bandwidth cores
such as the PowerPC 440 processor core, the DDR SDRAM memory controller, the PCI Express and the DDR
PCI-X bridges connect to the PLB. The OPB hosts lower data rate peripherals. The daisy-chained DCR provides a
lower bandwidth path for passing status and control information between the processor core and the other on-chip
cores.
The PLB has a Crossbar arbiter that supports data transfer between the PLB master and two slave segments
identified as the Low Latency (LL) and High Bandwidth (HB) segments. The LL segment allows PLB masters CPU
and I2O, that are adversely affected by latency, to communicate with slave devices with minimal latency. The HB
segment allows PLB masters DMA, XOR, PCI and PCI Express to exchange large blocks of data with SDRAM,
PCI and PCI Express without interfering with the low latency PLB masters.
Bus features include:
PLB
– 128-bit implementation of the PLB architecture
– Separate and simultaneous read and write data paths
– 64-bit address
– Simultaneous control, address, and data phases
– Four levels of pipelining
– Byte enable capability supporting unaligned transfers
– 32- and 64-byte burst transfers
相關(guān)PDF資料
PDF描述
PPC440SPE PowerPC 440SPe Embedded Processor
PPC440SPE-3GA533C PowerPC 440SPe Embedded Processor
PPC440SPE-3GA667C PowerPC 440SPe Embedded Processor
PPC440SPE-AGB533C PowerPC 440SPe Embedded Processor
PPC440SPE-AGB667C PowerPC 440SPe Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440SPE-ANB800C 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 800MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:Applied Micro Circuits Corporation 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 800MHz 1.5V/3.3V 675-Pin FCBGA Tray
PPC440SPE-RGB533C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
PPC440SPE-RGB667C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
PPC440SPE-RNB533C 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 533MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:AMCC 功能描述:MPU 440SPE RISC 16BIT 0.13MM 533MHZ 1.5V/3.3V 675FCBGA - Trays
PPC440SPE-RNB667C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor