- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368097 > PPC440SPE-ANB667C (APPLIEDMICRO INC) PowerPC 440SPe Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PPC440SPE-ANB667C |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PowerPC 440SPe Embedded Processor |
| 中文描述： | 32-BIT, 667 MHz, RISC PROCESSOR, PBGA675 |
| 封裝： | 27 X 27 MM, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, FCBGA-675 |
| 文件頁(yè)數(shù)： | 72/80頁(yè) |
| 文件大?。?/td> | 572K |
| 代理商： | PPC440SPE-ANB667C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
PowerPC 440SPe Embedded Processor
72
AMCC Proprietary
Revision 1.23 - Sept 21, 2006
Preliminary Data Sheet
DDR SDRAM Write Operation
The following timing chart shows the relationship between the signals involved in a DDR write operation.
Figure 8. DDR SDRAM Write Cycle Timing
DDR SDRAM Read and Write I/O Timing—T
SA
and T
HA
Note 1:
Clock speed is 333 MHz. T
SA
and T
HA
are referenced to MemClkOut.
Note 2:
Memory clock signal is shifted by 90
°
from the internal clock.
Table 17. DDR SDRAM Read and Write I/O Timing—T
SA
and T
HA
Signal Name
T
SA
(ns)
T
HA
(ns)
Minimum
Minimum
MemAddr00:12
1.32
1.2
BA0:1
1.15
1.49
BankSel0:3
1.12
1.52
ClkEn0:3
1.29
1.45
CAS
1.24
1.14
RAS
1.29
1.48
WE
1.35
1.43
DQS
MemData
PLB Clk
MemClkOut
Addr/Cmd
T
SA
T
HA
T
DS
T
SD
T
HD
T
SD
T
HD
T
SA
= Setup time for address and command signals to MemClkOut
T
HA
= Hold time for address and command signals from MemClkOut
T
SD
= Setup time for data signals (minimum time data is valid
before
rising/falling edge of DSQ)
T
HD
= Hold time for data signals (minimum time data is valid
after
rising/falling edge of DSQ)
T
DS
= Delay from rising/falling edge of clock to the rising/falling edge of DQS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440SPE | PowerPC 440SPe Embedded Processor |
| PPC440SPE-3GA533C | PowerPC 440SPe Embedded Processor |
| PPC440SPE-3GA667C | PowerPC 440SPe Embedded Processor |
| PPC440SPE-AGB533C | PowerPC 440SPe Embedded Processor |
| PPC440SPE-AGB667C | PowerPC 440SPe Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC440SPE-ANB800C | 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 800MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:Applied Micro Circuits Corporation 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 800MHz 1.5V/3.3V 675-Pin FCBGA Tray |
| PPC440SPE-RGB533C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor |
| PPC440SPE-RGB667C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor |
| PPC440SPE-RNB533C | 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 533MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:AMCC 功能描述:MPU 440SPE RISC 16BIT 0.13MM 533MHZ 1.5V/3.3V 675FCBGA - Trays |
| PPC440SPE-RNB667C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。