參數(shù)資料
型號: PPC440SPE-ANB667C
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: PowerPC 440SPe Embedded Processor
中文描述: 32-BIT, 667 MHz, RISC PROCESSOR, PBGA675
封裝: 27 X 27 MM, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, FCBGA-675
文件頁數(shù): 55/80頁
文件大?。?/td> 572K
代理商: PPC440SPE-ANB667C
PowerPC 440SPe Embedded Processor
Revision 1.23 - Sept 21, 2006
Preliminary Data Sheet
AMCC Proprietary
55
UART Peripheral Interface
UARTSerClk
Serial clock input that provides an alternative to the
internally generated serial clock. Used in cases where
the allowable internally generated clock rates are not
satisfactory.
I
3.3V LVTTL
1, 4
UART0_Rx
UART0 Receive data.
I
3.3V LVTTL
1, 4
UART0_Tx
UART0 Transmit data.
O
3.3V LVTTL
4
UART0_DCD
UART0 Data Carrier Detect.
I
3.3V LVTTL
6
UART0_DSR
UART0 Data Set Ready.
I
3.3V LVTTL
6
UART0_CTS
UART0 Clear To Send.
I
3.3V LVTTL
1, 4, 6
UART0_DTR
UART0 Data Terminal Ready.
O
3.3V LVTTL
4
UART0_RTS
UART0 Request To Send.
O
3.3V LVTTL
4
UART0_RI
UART0 Ring Indicator.
I
3.3V LVTTL
w/pull-up
1, 4
UART1_Rx
UART1 Receive data.
I
3.3V LVTTL
1, 4
UART1_Tx
UART1 Transmit data.
O
3.3V LVTTL
1, 4
UART1_DSR/CTS
UART1 Data Set Ready or Clear To Send. The choice is
determined by a DCR register bit setting.
I
3.3V LVTTL
1, 4
UART1_DTR/RTS
UART1 Request To Send or Data Terminal Ready. The
choice is determined by a DCR register bit setting.
O
3.3V LVTTL
1, 4
UART2_Rx
UART2 Receive data.
I
3.3V LVTTL
1, 4
UART2_Tx
UART2 Transmit data.
O
3.3V LVTTL
1, 4
Interrupts Interface
IRQ0:15
External interrupt Requests 0 through 15.
These pins are multiplexed with GPIO16:31
I
3.3V LVTTL
1, 5
System Interface
Halt
Halt from external debugger.
I
3.3V LVTTL
1, 4
GPIO00:31
General purpose I/O 0 through 31.
The GPIOs are multiplexed with IRQs, and Trace signal
IO. Setting is done with the DCR register bits.
I/O
3.3V LVTTL
SysClk
Main system clock input.
I
3.3V LVTTL
SysErr
Set to 1 when a machine check is generated.
O
3.3V LVTTL
SysPartSel
Not used.
I
NA
3
SysReset
Main system reset. External logic can drive this pin low
(minimum of 16 cycles) to initiate a system reset. A reset
of the PPC440SPe can also be initiated by software.
I
3.3V LVTTL
1, 2
ExtReset
External Reset. During the PPC440SPe’s reset phase
this signal is at down level.
O
3.3V LVTTL
Table 6. Signal Functional Description (Sheet 6 of 8)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω
to 3.3V
)
3. Must pull down (recommended value is 1k
Ω
)
4. If not used, must pull up (recommended value is 3k
Ω
to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω
)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關PDF資料
PDF描述
PPC440SPE PowerPC 440SPe Embedded Processor
PPC440SPE-3GA533C PowerPC 440SPe Embedded Processor
PPC440SPE-3GA667C PowerPC 440SPe Embedded Processor
PPC440SPE-AGB533C PowerPC 440SPe Embedded Processor
PPC440SPE-AGB667C PowerPC 440SPe Embedded Processor
相關代理商/技術參數(shù)
參數(shù)描述
PPC440SPE-ANB800C 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 800MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:Applied Micro Circuits Corporation 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 800MHz 1.5V/3.3V 675-Pin FCBGA Tray
PPC440SPE-RGB533C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
PPC440SPE-RGB667C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
PPC440SPE-RNB533C 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 533MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:AMCC 功能描述:MPU 440SPE RISC 16BIT 0.13MM 533MHZ 1.5V/3.3V 675FCBGA - Trays
PPC440SPE-RNB667C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor