- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368097 > PPC440SP-AFC533C (APPLIEDMICRO INC) PowerPC 440SP Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PPC440SP-AFC533C |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PowerPC 440SP Embedded Processor |
| 中文描述： | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA783 |
| 封裝： | 29 X 29 MM, 1 MM PITCH, PLASTIC, FCBGA-783 |
| 文件頁(yè)數(shù)： | 80/85頁(yè) |
| 文件大?。?/td> | 615K |
| 代理商： | PPC440SP-AFC533C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
PowerPC 440SP Embedded Processor
80
AMCC Proprietary
Revision 1.23 - Sept 26, 2006
Data Sheet
DDR SDRAM Read Operation
The read of the incoming data from the SDRAM is done on the rising and falling edges of the differential DQS
signal. The data must be centered on these edges for correct operation.
The PPC440SP can delay in very small increments the DQS by means of the programming of the
MCIF0_RODC[RQFD] register field.
DDR SDRAM MemClkOut0 and Read Clock Delay
To accommodate timing variations introduced by the system designs using this chip, the three-stage data path
shown in Figure 9, below, is used to eliminate metastability and allow data sampling to be adjusted for minimum
latency. The data is stored in the eight Flip Flops of Stage 1, so that it can be transferred later, within an 8X period.
Figure 9. DDR SDRAM Read Data Path.
PLB bus
[0:63]
DQ
Data
(x64)
MCIF0_RQDC[RQFD]
Programmed
Read DQS
Delay
Package
pins
Mux
C
D
FF: Flip-Flop
Q2
DQS
(Diff)
DDR 1X Clock
Mux
(x64)
(x64)
Read FIFO
PLB 1X Clock
Stage 2
Stage 1
Stage 3
FF
PLB bus
[64:127]
DQS Rising
Edge Sync
DQS Falling
Edge Sync
Q3
0
2
6
4
Coarse Delay
Cycles
Delay
Driver
Rec
MemDCFdbkD
MemDCFdbkR
Ext FeedBack
Signals
Read Start
Feedback
Data Capture
Window
DDR 1X Clock
MCIF0_RDCC[RDSS]
MCIF0_RFDC[RFFD]
MCIF0_RFDC[RFOS]
Stage 2 Store
Oversampling
DQS aligned
FBK signal
CAS Lat Delay
FeedBack
Signal Gen
Fine Delay
T1 T2 T3 T4
Fine Delay
FF
FF
7
5
3
1
1
0
7
Upper
Lower
FF
Q2_Ovs
FF
+1
Compare
DDR 1X Clock
Oversampling
Clock
Read Latency adjust circuit
C
D
FF
FF
adjust
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440SP-AFC667C | PowerPC 440SP Embedded Processor |
| PPC440SP-ANC533C | PowerPC 440SP Embedded Processor |
| PPC440SP-ANC667C | PowerPC 440SP Embedded Processor |
| PPC440SP-RFC533C | PowerPC 440SP Embedded Processor |
| PPC440SP-RFC667C | PowerPC 440SP Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC440SP-AFC667C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor |
| PPC440SP-ANC533C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor |
| PPC440SP-ANC667C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor |
| PPC440SPE | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor |
| PPC440SPE-3GA533C | 制造商:AppliedMicro 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。