參數(shù)資料
型號(hào): PPC440SP-AFC533C
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: PowerPC 440SP Embedded Processor
中文描述: 32-BIT, 533 MHz, RISC PROCESSOR, PBGA783
封裝: 29 X 29 MM, 1 MM PITCH, PLASTIC, FCBGA-783
文件頁數(shù): 73/85頁
文件大?。?/td> 615K
代理商: PPC440SP-AFC533C
PowerPC 440SP Embedded Processor
Revision 1.23 - Sept 26, 2006
Data Sheet
AMCC Proprietary
73
Ethernet Interface
EMCCD
EMCCrS
EMCMDClk
EMCMDIO
EMCRxD0:7
EMCRxDV
EMCRxErr
EMCRxClk
EMCRefClk
EMCTxClk
EMCGTxClk
EMCTxD0:7
EMCTxEn
EMCTxErr,
Internal Peripheral Interface
IIC0SClk
IIC0SDA
IIC1SClk
IIC1SDA
UARTSerClk
UART0_Rx
UART0_Tx
UART0_DCD
UART0_DSR
UART0_CTS
UART0_DTR
UART0_RI
UART0_RTS
UART1_Rx
UART1_Tx
UART1_DSR/CTS
UART1_RTS/DTR
UART2_Rx
UART2_Tx
Interrupts Interface
IRQ0:5
JTAG Interface
TDI
TMS
TDO
TCK
TRST
na
na
na
na
na
na
19.1
19.1
19.1
19.1
19.1
19.1
19.1
19.1
19.1
19.1
19.1
19.1
19.1
19.1
8.7
8.7
8.7
8.7
8.7
8.7
8.7
8.7
8.7
8.7
8.7
8.7
8.7
8.7
1, async
1, async
1, async
na
na
EMCMDClk
EMCRxClk
EMCRxClk
EMCRxClk
4
4
1
1
na
na
na
na
na
na
na
15
15
15
na
na
na
na
na
na
na
2
2
2
1, async
na
na
na
na
na
na
na
na
na
na
1, async
1, async
EMCTxClk
EMCTxClk
EMCTxClk
na
na
na
na
15.3
15.3
15.3
15.3
19.1
10.2
10.2
10.2
10.2
8.7
IIC0SClk
na
na
na
na
IIC0SClk
na
na
na
na
na
na
UARTSerClk
UARTSerClk
async
async
async
async
async
async
UARTSerClk
UARTSerClk
async
async
UARTSerClk
UARTSerClk
na
na
19.1
19.1
19.1
19.1
19.1
8.7
8.7
8.7
8.7
8.7
na
na
na
na
na
na
na
na
na
na
na
na
19.1
19.1
19.1
19.1
19.1
19.1
19.1
8.7
8.7
8.7
8.7
8.7
8.7
8.7
na
na
na
na
na
na
na
na
na
na
na
na
na
na
async
n/a
n/a
n/a
n/a
n/a
n/a
19.1
n/a
n/a
n/a
n/a
8.7
n/a
n/a
async
async
async
async
async
n/a
n/a
n/a
n/a
n/a
n/a
Table 14. I/O Specifications—All Speeds
(Sheet 2 of 3)
Notes:
1. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard.
2.
PCI-X timings are for asynchronous operation up to 133.33MHz. PCI-X input setup time requirement is 1.2ns for 133.33MHz
and 1.7ns for 66.66MHz. PCI timings (in parentheses) are for asynchronous operation up to 66.66MHz. PCI output hold time
requirement is 1ns for 66.66MHz and 2ns for 33.33MHz.
3. These are DDR signals that can change on both the positive and negative clock transitions.
Signal
Input (ns)
Output (ns)
Output Current (mA)
I/O H
(minimum)
Clock
Notes
Setup Time
(T
IS
min)
Hold Time
(T
IH
min)
Valid Delay
(T
OV
max)
Hold Time
(T
OH
min)
I/O L
(minimum)
相關(guān)PDF資料
PDF描述
PPC440SP-AFC667C PowerPC 440SP Embedded Processor
PPC440SP-ANC533C PowerPC 440SP Embedded Processor
PPC440SP-ANC667C PowerPC 440SP Embedded Processor
PPC440SP-RFC533C PowerPC 440SP Embedded Processor
PPC440SP-RFC667C PowerPC 440SP Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440SP-AFC667C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor
PPC440SP-ANC533C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor
PPC440SP-ANC667C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor
PPC440SPE 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
PPC440SPE-3GA533C 制造商:AppliedMicro 功能描述:
<li id="cg9hv"><wbr id="cg9hv"></wbr></li>
  • <dl id="cg9hv"><thead id="cg9hv"><th id="cg9hv"></th></thead></dl><code id="cg9hv"></code><tt id="cg9hv"><thead id="cg9hv"><acronym id="cg9hv"></acronym></thead></tt>