
RELEASED
DATASHEET
PM7383 FREEDM-32A256
ISSUE 1
PMC-2010336
FRAME ENGINE AND DATA LINK MANAGER 32A256
PROPRIETARY AND CONFIDENTIAL
10
underflow, in which case, the packets are aborted. The FREEDM-32A256
generates an interrupt to notify the host of aborted packets. For normal traffic, an
abort sequence is generated, followed by inter-frame time fill characters (flags or
all-ones bytes) until a new packet is sourced on the transmit APPI. The
FREEDM-32A256 will not attempt to re-transmit aborted packets.
Alternatively, in the transmit direction, the FREEDM-32A256 supports a
transparent operating mode. For each provisioned transparent channel, the
FREEDM-32A256 directly inserts the transmitted octets provided on the transmit
APPI. If the transparent channel is assigned to a channelised link, then the
octets are aligned to the transmitted time-slots. If a channel underflows due to
excessive transmit APPI bus latency, an abort sequence is generated, followed
by inter-frame time fill characters (flags or all-ones bytes) to indicate idle channel.
Data resumes immediately when the FREEDM-32A256 receives new data on the
transmit APPI.
The FREEDM-32A256 is configured, controlled and monitored using the
microprocessor interface. The FREEDM-32A256 is implemented in low power2.5
Volt 0.25 m CMOS technology. All FREEDM-32A256 I/O except those
belonging to the APPI are 5 volt tolerant. The APPI I/O are 3.3 volt tolerant. The
FREEDM-32A256 is packaged in a 329 pin plastic ball grid array (PBGA)
package.