- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378056 > PM73488-PI (PMC-SIERRA INC) 5 Gbit/s ATM Switch Fabric Element PDF資料下載
參數(shù)資料
| 型號(hào)： | PM73488-PI |
| 廠商： | PMC-SIERRA INC |
| 元件分類(lèi)： | 數(shù)字傳輸電路 |
| 英文描述： | 5 Gbit/s ATM Switch Fabric Element |
| 中文描述： | ATM SWITCHING CIRCUIT, PBGA596 |
| 封裝： | EPBGA-596 |
| 文件頁(yè)數(shù)： | 50/135頁(yè) |
| 文件大?。?/td> | 1735K |
| 代理商： | PM73488-PI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)
PMC-Sierra, Inc.
PM73488 QSE
L
PMC-980616
Issue 3
5 Gbit/s ATMSwitch Fabric Element
Released
Datasheet
52
All dribbling errors,
Any bridging fault between ports, and
Complex partial failures.
As much as possible, the following secondary goals will be taken into account in the algorithms implemented.
Quick and responsive in failure detection,
Localize the problem, and minimize the effect of the problem,
Avoid throughput collapse,
Identify and locate the problem,
Possibly do strong manufacturing test,
On line diagnostics, and
Automatically detect when a failure resolves itself.
5. 3. Fault Detection Mechanisms
Several mechanisms are built into the QSE and the QRT to facilitate online detection and location of faults within a
system. These involve:
Special coding and guaranteed transitions on the BP_ACK line. If this is not detected, the condition is
flagged, and no data is sent out on the port.
Special coding and guaranteed transitions on the SE_SOC line. If this is not detected, the port is flagged as
failed, and all data from the port is discarded.
Cell present being marked by two bits, Nibble 0 is 10xx for cell present or 01xx for cell absent (11xx and
00xx are considered errors, the port is flagged as failed, and all data from the port is discarded).
Idle cell is coded by five nibbles, (01xx, 0000,1000, 0100, 0010, 0001). This pattern verifies no line has a
stuck-at or bridging fault.
Closed loop port behavior ensures no data is sent to a bad port. If a port is flagged as failed, then no BP
signal is sent back on the BP_ACK line. This in turn will be detected by the transmitting QSE, and will be
flagged. In addition, no data will be sent to that port while the condition exists.
Nibbles 1 through 12 of the cell header are parity protected. For unicast data, in the QRT, a parity errored
cell is dropped, but an ACK is still issued. In the QSE, an ONACK is issued for parity errored cells. This
results in the unicast ONACKed cell being retransmitted if the parity error did not occur in the last stage. For
multicast data, parity errored cells are dropped by both the QRT and QSE.
Marked cell count. All input and output ports have a 4-bit cell counter. Any cell that goes by with a marked
cell count bit set increments this count. (Note that unicast traffic has to be ACKed to increment the count.)
Modulo 16 arithmetic can be performed on these counts to determine if there was any unexpected cell loss or
generation.
Whenever a port is tagged dead due to BP_ACK failure, there needs to be two consecutive good instances to
make the port alive again.
5. 4. Interface Behavior
In Figure 33 on page 51, the various interfaces of interest are labeled
a
,
b
,
c
,
d
,
e
,
f
,
g
, and
h
respectively.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM73488 | 5 Gbit/s ATM Switch Fabric Element |
| PM7349 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PM7350 | Dual Serial Link, PHY Multiplexer |
| PM7350-PI | DUAL SERIAL LINK PHY MULTIPLEXER |
| PM7351 | OCTAL SERIAL LINK MULTIPLEXER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM7349 | 制造商:PMC 制造商全稱(chēng):PMC 功能描述:Quad J2, E3 and DS-3 Framer |
| PM7349-BI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC |
| PM7350 | 制造商:PMC 制造商全稱(chēng):PMC 功能描述:DUAL SERIAL LINK PHY MULTIPLEXER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。