![](http://datasheet.mmic.net.cn/330000/PM7347_datasheet_16444392/PM7347_91.png)
S/UNI-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990267, Issue 3
91
Register 304H: S/UNI-JET Data Link and FERF/RAI Control
Bit
Type
Function
Default
Bit 7
R/W
LCDEN
1
Bit 6
R/W
AISEN
1
Bit 5
R/W
RBLEN
1
Bit 4
R/W
OOFEN
1
Bit 3
R/W
LOSEN
1
Bit 2
R/W
TNETOP
0
Bit 1
R/W
RNETOP
0
Bit 0
R/W
DLINV
0
DLINV
The DLINV bit provides polarity control for the DS3 C-bit Parity PMDL, which is located in
the three C-bits of M-subframe 5. When a logic one is written to DLINV, the PMDL is
inverted before being processed. The rationale behind this bit is to safe-guard the S/UNI-JET
in case the inversion is required in the future. Currently, the ANSI standard T1.107 specifies
that the C-bits, which carry the PMDL, be set to all-zeros while the AIS maintenance signal is
transmitted. The data link is obviously inactive during AIS transmission, and ideally the
HDLC idle sequence (all ones) should be transmitted. By inverting the data link, the all-zeros
C-bit pattern becomes an idle sequence and the data link is terminated gracefully.
RNETOP
The RNETOP bit enables the Network Operator Byte (NR) extracted from the G.832 E3
stream to be terminated by the internal HDLC receiver, RDLC. When RNETOP is logic one,
the NR byte is extracted from the G.832 stream and terminated by RDLC. When RNETOP is
logic zero, the GC byte is extracted from the G.832 stream and terminated by RDLC. Both the
NR byte and the GC byte are extracted and output on the ROH pin for external processing.
TNETOP
The TNETOP bit enables the Network Operator Byte (NR) inserted in the G.832 E3 stream to
be sourced by the internal HDLC transmitter, TDPR. When TNETOP is logic one, the NR
byte is inserted into the G.832 stream through the TDPR block; the GC byte of the G.832 E3
stream is sourced by through the TOH and TOHINS pins. If TOH and TOHINS are not
active, then an all-ones signal will be inserted into the GC byte. When TNETOP is logic zero,
the GC byte is inserted into the G.832 stream through the TDPR block; the NR byte of the
G.832 E3 stream is sourced by the TOH and TOHINS pins. If TOH and TOHINS are not
active, then an all-ones signal will be inserted into the NR byte.