
S/UNI-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990267, Issue 3
146
Register 33BH: E3 FRMR Framing Interrupt Indication and Status
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
R
CZDI
X
Bit 5
R
LOSI
X
Bit 4
R
LCVI
X
Bit 3
R
COFAI
X
Bit 2
R
OOFI
X
Bit 1
R
LOS
X
Bit 0
R
OOF
X
OOF
The OOF bit indicates the current state of the E3-FRMR. When OOF is logic one, the
E3-FRMR is OOF alignment and actively searching for the new alignment. While OOF is
high all status indications and overhead extraction continue with the previous known
alignment. When OOF is logic zero, the E3-FRMR has found a valid frame alignment and is
operating in a maintenance mode, indicating framing bit errors, and extracting and processing
overhead bits. During reset, OOF is set to logic one, but the setting may change prior to the
register being read.
LOS
The LOS bit indicates the current state of the Loss-Of-Signal detector. When LOS is logic
one, the E3-FRMR has received 32 consecutive RCLK cycles with no occurrences of bipolar
data on RPOS and RNEG. When LOS is logic zero, the FRMR is receiving valid bipolar data.
When the E3-FRMR has declared LOS, the LOS indication is set to logic zero (de-asserted)
when the E3-FRMR has received 32 consecutive RCLK cycles containing no occurrences of
4 consecutive zeros. The LOS bit is forced to logic zero if the UNI bit is logic one. During
reset, LOS is set to logic zero, but the setting may change prior to the register being read.
OOFI
A logic one OOFI bit indicates a change in the OOF status. The OOFI bit is cleared to logic
zero upon the completion of the register read. When OOFI is logic zero, it indicates that no
OOF state change has occurred since the last time this register was read.