![](http://datasheet.mmic.net.cn/330000/PM7329-BI_datasheet_16444382/PM7329-BI_56.png)
PM7329 S/UNI-APEX-1K800
DATASHEET
PMC-2010141
ISSUE 2
ATM TRAFFIC MANAGER AND SWITCH
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
42
Pin Name
Type
Pin
No.
Function
WR
Input
F3
Write/Read.
The write/read (WR) signal is
evaluated when the ADSB and CSB are sampled
active by S/UNI-APEX-1K800. The BUSPOL input
pin controls the polarity of this input.
WR is sampled on the rising edge of BCLK.
BURSTB
Input
E2
Burst Bar.
This signal is evaluated when the ADSB
and CSB are sample active by S/UNI-APEX-1K800.
When low, this signal indicates that the current
access is a burst access (and the BLAST input can
be used to detect the end of the transaction).
BURSTB is sampled on the rising edge of BCLK.
BLAST
Input
D1
Burst Last.
This signal indicates the last data
access of the transfer. When the BURSTB input is
low, the BLAST input is driven active during the last
transfer of a transaction (even if the transaction is
one word in length). When the BURSTB input is
high, the BLAST input is ignored by S/UNI-APEX-
1K800. The BUSPOL input pin controls the polarity
of this input.
BLAST is sampled on the rising edge of BCLK.
READYB
Tri-state
F4
Ready Bar.
This signal is asserted low by S/UNI-
APEX-1K800 when the data on the AD[31:0] bus
has been accepted (for writes), or when the data on
the AD[31:0] is valid (for reads). This signal may be
used by S/UNI-APEX-1K800 to delay a data
transaction. This output is Hi-Z’d one clock cycle
after an S/UNI-APEX-1K800 access, allowing
multiple slave device to be tied together in the
system. This output should be pulled up externally.
READYB is updated on the rising edge of BCLK.