![](http://datasheet.mmic.net.cn/330000/PM6344-RI_datasheet_16444359/PM6344-RI_27.png)
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
14
Pin Name
Type
Pin No.
Function
RFP[1]
RFP[2]
RFP[3]
RFP[4]
Output
81
82
83
84
Receive Frame Pulse (RFP[4:1]). The RFP[x] outputs
are intended as a timing references.
When the EQUAD is configured for receive frame pulse
output, RFP[x] pulses high for 1 RCLKO cycle during bit
1 of each 256-bit frame, indicating the frame alignment
of the receive stream.
When configured for receive signaling multiframe
output, RFP[x] pulses high for 1 RCLKO[x] cycle during
bit 1 of frame 1 of the 16 frame signaling multiframe,
indicating the signaling multiframe alignment of the
receive stream. (Even when signaling multiframing is
disabled, the RFP[x] output continues to indicate the
position of bit 1 of every 16th frame.)
When configured for receive CRC multiframe output,
RFP[x] pulses high for 1 RCLKO[x] cycle during bit 1 of
frame 1 of every 16 frame CRC multiframe, indicating
the CRC multiframe alignment of the receive stream.
(Even when CRC multiframing is disabled, the RFP[x]
output continues to indicate the position of bit 1 of the
FAS frame every 16th frame.)
When configured for composite multiframe output,
RFP[x] goes high on the falling RCLKO[x] edge marking
the beginning of bit 1 of frame 1 of every 16 frame
signaling multiframe, indicating the signaling multiframe
alignment of the receive stream, and returns low on the
falling RCLKO[x] edge marking the ending of bit 1 of
frame 1 of every 16 frame CRC multiframe, indicating
the CRC multiframe alignment of the receive stream.
This mode allows both multiframe alignments to be
decoded externally from the single RFP[x] signal. Note
that if the signaling and CRC multiframe alignments are
coincident, RFP[x] will pulse high for 1 RCLKO[x] cycle
every 16 frames.
Each RFP[x] is updated on the falling edge of the
associated RCLKO[x]. RFP[x] should not be used when
register bit RCLKOSEL is set to a logic 1.