
2007 Microchip Technology Inc.
Preliminary
DS39774C-page 389
PIC18F85J11 FAMILY
SS ....................................................................................173
SSPOV .............................................................................207
SSPOV Status Flag .........................................................207
SSPSTAT Register
R/W Bit .............................................................187, 189
Stack Full/Underflow Resets ..............................................63
STATUS Register ..............................................................75
SUBFSR ..........................................................................331
SUBFWB ..........................................................................320
SUBLW ............................................................................321
SUBULNK ........................................................................331
SUBWF ............................................................................321
SUBWFB ..........................................................................322
SWAPF ............................................................................322
T
Table Pointer Operations (table) ........................................86
Table Reads/Table Writes .................................................63
TBLRD .............................................................................323
TBLWT .............................................................................324
Timer0 ..............................................................................147
Associated Registers ...............................................149
Clock Source Select (T0CS Bit) ...............................148
Interrupt ....................................................................149
Operation .................................................................148
Prescaler ..................................................................149
Switching Assignment ......................................149
Prescaler Assignment (PSA Bit) ..............................149
Prescaler Select (T0PS2:T0PS0 Bits) .....................149
Prescaler. See Prescaler, Timer0.
Reads and Writes in 16-Bit Mode ............................148
Source Edge Select (T0SE Bit) ................................148
Timer1 ..............................................................................151
16-Bit Read/Write Mode ...........................................153
Associated Registers ...............................................155
Interrupt ....................................................................154
Operation .................................................................152
Oscillator ..........................................................151, 153
Layout Considerations .....................................154
Oscillator, as Secondary Clock ..................................31
Overflow Interrupt ....................................................151
Resetting, Using the CCPx
Special Event Trigger ......................................154
TMR1H Register ......................................................151
TMR1L Register .......................................................151
Use as a Clock Source ............................................153
Use as a Real-Time Clock .......................................154
Timer2 ..............................................................................157
Associated Registers ...............................................158
Interrupt ....................................................................158
Operation .................................................................157
Output ......................................................................158
PR2 Register ............................................................169
TMR2 to PR2 Match Interrupt ..................................169
Timer3 ..............................................................................159
16-Bit Read/Write Mode ...........................................161
Associated Registers ...............................................161
Interrupt ....................................................................161
Operation .................................................................160
Oscillator ..........................................................159, 161
Overflow Interrupt ....................................................159
Special Event Trigger (CCP) ....................................161
TMR3H Register ......................................................159
TMR3L Register .......................................................159
Timing Diagrams
A/D Conversion ....................................................... 372
Acknowledge Sequence .......................................... 210
Asynchronous Reception ................................. 229, 245
Asynchronous Transmission ........................... 227, 243
Asynchronous Transmission
(Back-to-Back) ......................................... 227, 243
Automatic Baud Rate Calculation ............................ 225
Auto-Wake-up Bit (WUE) During
Normal Operation ............................................ 230
Auto-Wake-up Bit (WUE) During Sleep ................... 230
Baud Rate Generator with Clock Arbitration ............ 204
BRG Overflow Sequence ........................................ 225
BRG Reset Due to SDA Arbitration During
Start Condition ................................................. 213
Bus Collision During a Repeated Start
Condition (Case 1) ........................................... 214
Bus Collision During a Repeated Start
Condition (Case 2) ........................................... 214
Bus Collision During a Start
Condition (SCL = 0) ......................................... 213
Bus Collision During a Stop
Condition (Case 1) ........................................... 215
Bus Collision During a Stop
Condition (Case 2) ........................................... 215
Bus Collision During Start
Condition (SDA Only) ...................................... 212
Bus Collision for Transmit and Acknowledge .......... 211
Capture/Compare/PWM (CCP1, CCP2) .................. 361
CLKO and I/O .......................................................... 358
Clock Synchronization ............................................. 197
Clock/Instruction Cycle .............................................. 64
EUSART/AUSART Synchronous Receive
(Master/Slave) ................................................. 370
EUSART/AUSART Synchronous Transmission
(Master/Slave) ................................................. 370
Example SPI Master Mode (CKE = 0) ..................... 362
Example SPI Master Mode (CKE = 1) ..................... 363
Example SPI Slave Mode (CKE = 0) ....................... 364
Example SPI Slave Mode (CKE = 1) ....................... 365
External Clock (All Modes Except PLL) ................... 356
External Memory Bus for Sleep (Extended
Microcontroller Mode) .............................. 100, 102
External Memory Bus for TBLRD (Extended
Microcontroller Mode) .............................. 100, 102
Fail-Safe Clock Monitor ........................................... 283
First Start Bit Timing ................................................ 205
I
2
C Bus Data ............................................................ 367
I
2
C Bus Start/Stop Bits ............................................ 366
I
2
C Master Mode (7 or 10-Bit Transmission) ........... 208
I
2
C Master Mode (7-Bit Reception) ......................... 209
I
2
C Slave Mode (10-Bit Reception, SEN = 0) .......... 193
I
2
C Slave Mode (10-Bit Reception, SEN = 0,
ADMSK = 01001) ............................................ 194
I
2
C Slave Mode (10-Bit Reception, SEN = 1) .......... 199
I
2
C Slave Mode (10-Bit Transmission) .................... 195
I
2
C Slave Mode (7-Bit Reception, SEN = 0) ............ 190
I
2
C Slave Mode (7-Bit Reception, SEN = 0,
ADMSK = 01011) ............................................ 191
I
2
C Slave Mode (7-Bit Reception, SEN = 1) ............ 198
I
2
C Slave Mode (7-Bit Transmission) ...................... 192
I
2
C Slave Mode General Call Address Sequence
(7 or 10-Bit Address Mode) ............................. 200