![](http://datasheet.mmic.net.cn/260000/PIC18F85J11_datasheet_15943025/PIC18F85J11_386.png)
PIC18F85J11 FAMILY
DS39774C-page 384
Preliminary
2007 Microchip Technology Inc.
Operation in Power-Managed Modes ......................103
Wait States .................................................................96
Weak Pull-ups on Port Pins .......................................96
External Oscillator Modes ..................................................33
EC Modes ..................................................................34
HS Modes ..................................................................33
F
Fail-Safe Clock Monitor ............................................271, 282
Exiting Fail-Safe Operation ......................................283
Interrupts in Power-Managed Modes .......................283
POR or Wake-up From Sleep ..................................283
WDT During Oscillator Failure .................................282
Fast Register Stack ............................................................63
Firmware Instructions .......................................................285
Flash Configuration Words ...............................................271
Mapping ...................................................................271
Flash Program Memory ......................................................83
Associated Registers .................................................91
Control Registers .......................................................84
EECON1 and EECON2 .....................................84
TABLAT (Table Latch) Register .........................86
TBLPTR (Table Pointer) Register ......................86
Erase Sequence ........................................................88
Erasing .......................................................................88
Operation During Code-Protect .................................91
Reading ......................................................................87
Table Pointer
Boundaries Based on Operation ........................86
Table Pointer Boundaries ..........................................86
Table Reads and Table Writes ..................................83
Write Sequence .........................................................89
Writing ........................................................................89
Unexpected Termination ....................................91
Write Verify ........................................................91
FSCM. See Fail-Safe Clock Monitor.
G
GOTO ...............................................................................306
H
Hardware Multiplier ..........................................................105
Introduction ..............................................................105
Operation .................................................................105
Performance Comparison ........................................105
I
I/O Ports ...........................................................................123
Input Voltage Considerations ...................................123
Open-Drain Outputs .................................................124
Output Pin Drive .......................................................123
Pin Capabilities ........................................................123
Pull-up Configuration ...............................................124
I
2
C Mode (MSSP) ............................................................182
Acknowledge Sequence Timing ...............................210
Associated Registers ...............................................216
Baud Rate Generator ...............................................203
Bus Collision
During a Repeated Start Condition ..................214
During a Stop Condition ...................................215
Clock Arbitration .......................................................204
Clock Stretching .......................................................196
10-Bit Slave Receive Mode (SEN = 1) .............196
10-Bit Slave Transmit Mode .............................196
7-Bit Slave Receive Mode (SEN = 1) ...............196
7-Bit Slave Transmit Mode ...............................196
Clock Synchronization and the CKP Bit ................... 197
Effects of a Reset .................................................... 211
General Call Address Support ................................. 200
I
2
C Clock Rate w/BRG ............................................. 203
Master Mode ............................................................ 201
Baud Rate Generator ...................................... 203
Operation ......................................................... 202
Reception ........................................................ 207
Repeated Start Condition Timing .................... 206
Start Condition Timing ..................................... 205
Transmission ................................................... 207
Multi-Master Communication, Bus Collision
and Arbitration ................................................. 211
Multi-Master Mode ................................................... 211
Operation ................................................................. 187
Read/Write Bit Information (R/W Bit) ............... 187, 189
Registers ................................................................. 182
Serial Clock (SCK/SCL) ........................................... 189
Slave Mode .............................................................. 187
Addressing ....................................................... 187
Addressing Masking ........................................ 188
Reception ........................................................ 189
Transmission ................................................... 189
Sleep Operation ....................................................... 211
Stop Condition Timing ............................................. 210
INCF ................................................................................ 306
INCFSZ ............................................................................ 307
In-Circuit Debugger .......................................................... 284
In-Circuit Serial Programming (ICSP) ...................... 271, 284
Indexed Literal Offset Addressing
and Standard PIC18 Instructions ............................. 332
Indexed Literal Offset Mode ............................................. 332
Indirect Addressing ............................................................ 77
INFSNZ ............................................................................ 307
Initialization Conditions for all Registers ...................... 51–55
Instruction Cycle ................................................................ 64
Clocking Scheme ....................................................... 64
Flow/Pipelining ........................................................... 64
Instruction Set .................................................................. 285
ADDLW .................................................................... 291
ADDWF .................................................................... 291
ADDWF (Indexed Literal Offset Mode) .................... 333
ADDWFC ................................................................. 292
ANDLW .................................................................... 292
ANDWF .................................................................... 293
BC ............................................................................ 293
BCF ......................................................................... 294
BN ............................................................................ 294
BNC ......................................................................... 295
BNN ......................................................................... 295
BNOV ...................................................................... 296
BNZ ......................................................................... 296
BOV ......................................................................... 299
BRA ......................................................................... 297
BSF .......................................................................... 297
BSF (Indexed Literal Offset Mode) .......................... 333
BTFSC ..................................................................... 298
BTFSS ..................................................................... 298
BTG ......................................................................... 299
BZ ............................................................................ 300
CALL ........................................................................ 300
CLRF ....................................................................... 301
CLRWDT ................................................................. 301
COMF ...................................................................... 302
CPFSEQ .................................................................. 302