![](http://datasheet.mmic.net.cn/260000/PIC18F85J11_datasheet_15943025/PIC18F85J11_390.png)
PIC18F85J11 FAMILY
DS39774C-page 388
Preliminary
2007 Microchip Technology Inc.
R
RAM. See Data Memory.
RC_IDLE Mode ..................................................................43
RC_RUN Mode ..................................................................40
RCALL ..............................................................................315
RCON Register
Bit Status During Initialization ....................................50
Reader Response ............................................................392
Register File .......................................................................69
Register File Summary .................................................71–74
Registers
ADCON0 (A/D Control 0) .........................................251
ADCON1 (A/D Control 1) .........................................252
ADCON2 (A/D Control 2) .........................................253
BAUDCON1 (Baud Rate Control 1) .........................220
CCPxCON (CCPx Control) ......................................163
CMCON (Comparator Control) ................................261
CONFIG1H (Configuration 1 High) ..........................273
CONFIG1L (Configuration 1 Low) ............................273
CONFIG2H (Configuration 2 High) ..........................275
CONFIG2L (Configuration 2 Low) ............................274
CONFIG3H (Configuration 3 High) ..........................276
CONFIG3L (Configuration 3 Low) ......................59, 276
CVRCON (Comparator Voltage
Reference Control) ...........................................267
DEVID1 (Device ID Register 1) ................................277
DEVID2 (Device ID Register 2) ................................277
EECON1 (EEPROM Control 1) ..................................85
INTCON (Interrupt Control) ......................................109
INTCON2 (Interrupt Control 2) .................................110
INTCON3 (Interrupt Control 3) .................................111
IPR1 (Peripheral Interrupt Priority 1) ........................118
IPR2 (Peripheral Interrupt Priority 2) ........................119
IPR3 (Peripheral Interrupt Priority 3) ........................120
MEMCON (External Memory Bus Control) ................94
OSCCON (Oscillator Control) ....................................30
OSCTUNE (Oscillator Tuning) ...................................31
PIE1 (Peripheral Interrupt Enable 1) ........................115
PIE2 (Peripheral Interrupt Enable 2) ........................116
PIE3 (Peripheral Interrupt Enable 3) ........................117
PIR1 (Peripheral Interrupt
Request (Flag) 1) .............................................112
PIR2 (Peripheral Interrupt
Request (Flag) 2) .............................................113
PIR3 (Peripheral Interrupt
Request (Flag) 3) .............................................114
PSPCON (Parallel Slave Port Control) ....................145
RCON (Reset Control) .......................................46, 121
RCSTA1 (EUSART Receive
Status and Control) ..........................................219
RCSTA2 (AUSART Receive
Status and Control) ..........................................239
SSPCON1 (MSSP Control 1, I
2
C Mode) .................184
SSPCON1 (MSSP Control 1, SPI Mode) .................175
SSPCON2 (MSSP Control 2,
I
2
C Master Mode) .............................................185
SSPCON2 (MSSP Control 2, I
2
C Slave Mode) .......186
SSPSTAT (MSSP Status, I
2
C Mode) .......................183
SSPSTAT (MSSP Status, SPI Mode) ......................174
STATUS .....................................................................75
STKPTR (Stack Pointer) ............................................62
T0CON (Timer0 Control) ..........................................147
T1CON (Timer1 Control) ..........................................151
T2CON (Timer2 Control) ..........................................157
T3CON (Timer3 Control) ..........................................159
TXSTA1 (EUSART Transmit Status
and Control) ..................................................... 218
TXSTA2 (AUSART Transmit Status
and Control) ..................................................... 238
WDTCON (Watchdog Timer Control) ...................... 278
RESET ............................................................................. 315
Reset ................................................................................. 45
Brown-out Reset (BOR) ............................................. 45
MCLR Reset, During Power-Managed Modes .......... 45
MCLR Reset, Normal Operation ................................ 45
Power-on Reset (POR) .............................................. 45
RESET Instruction ..................................................... 45
Stack Full Reset ......................................................... 45
Stack Underflow Reset .............................................. 45
Watchdog Timer (WDT) Reset .................................. 45
Resets .............................................................................. 271
Brown-out Reset (BOR) ........................................... 271
Oscillator Start-up Timer (OST) ............................... 271
Power-on Reset (POR) ............................................ 271
Power-up Timer (PWRT) ......................................... 271
RETFIE ............................................................................ 316
RETLW ............................................................................ 316
RETURN .......................................................................... 317
Return Address Stack ........................................................ 61
Return Stack Pointer (STKPTR) ........................................ 62
RLCF ............................................................................... 317
RLNCF ............................................................................. 318
RRCF ............................................................................... 318
RRNCF ............................................................................ 319
S
SCK ................................................................................. 173
SDI ................................................................................... 173
SDO ................................................................................. 173
SEC_IDLE Mode ............................................................... 42
SEC_RUN Mode ................................................................ 38
Serial Clock, SCK ............................................................ 173
Serial Data In (SDI) .......................................................... 173
Serial Data Out (SDO) ..................................................... 173
Serial Peripheral Interface. See SPI Mode.
SETF ................................................................................ 319
Slave Select (SS) ............................................................. 173
SLEEP ............................................................................. 320
Sleep
OSC1 and OSC2 Pin States ...................................... 36
Software Simulator (MPLAB SIM) ................................... 336
Special Event Trigger. See Compare (CCP Module).
Special Features of the CPU ........................................... 271
SPI Mode (MSSP)
Associated Registers ............................................... 181
Bus Mode Compatibility ........................................... 181
Effects of a Reset .................................................... 181
Enabling SPI I/O ...................................................... 177
Master Mode ............................................................ 178
Master/Slave Connection ......................................... 177
Operation ................................................................. 176
Operation in Power-Managed Modes ...................... 181
Serial Clock .............................................................. 173
Serial Data In ........................................................... 173
Serial Data Out ........................................................ 173
Slave Mode .............................................................. 179
Slave Select ............................................................. 173
Slave Select Synchronization .................................. 179
SPI Clock ................................................................. 178
Typical Connection .................................................. 177