- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365364 > PI7C8150ND (Pericom Semiconductor Corp.) 2-Port PCI-to-PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | PI7C8150ND |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-Port PCI-to-PCI Bridge |
| 中文描述： | 2端口PCI至PCI橋 |
| 文件頁數(shù)： | 49/106頁 |
| 文件大小： | 904K |
| 代理商： | PI7C8150ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
PI7C8150
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
39
August 22, 2002 – Revision 1.02
The parity error response bit is set in the command register.
When PI7C8150 detects an address parity error on the secondary interface, the following
events occur:
If the parity error response bit is set in the bridge control register, PI7C8150 does not
claim the transaction with S_DEVSEL_L; this may allow the transaction to terminate
in a master abort. If parity error response bit is not set, PI7C8150 proceeds normally
and accepts transaction if it is directed to or across PI7C8150.
PI7C8150 sets the detected parity error bit in the secondary status register.
PI7C8150 asserts P_SERR_L and sets signaled system error bit in status register, if
both of the following conditions are met:
The SERR_L enable bit is set in the command register.
The parity error response bit is set in the bridge control register.
6.2
DATA PARITY ERRORS
When forwarding transactions, PI7C8150 attempts to pass the data parity condition from
one interface to the other unchanged, whenever possible, to allow the master and target
devices to handle the error condition.
The following sections describe, for each type of transaction, the sequence of events that
occurs when a parity error is detected and the way in which the parity condition is
forwarded across PI7C8150.
6.2.1
CONFIGURATION WRITE TRANSACTIONS TO
CONFIGURATION SPACE
When PI7C8150 detects a data parity error during a Type 0 configuration write transaction
to PI7C8150 configuration space, the following events occur:
If the parity error response bit is set in the command register, PI7C8150 asserts
P_TRDY_L and writes the data to the configuration register. PI7C8150 also asserts
P_PERR_L. If the parity error response bit is not set, PI7C8150 does not assert
P_PERR_L.
PI7C8150 sets the detected parity error bit in the status register, regardless of the state of
the parity error response bit.
6.2.2
READ TRANSACTIONS
When PI7C8150 detects a parity error during a read transaction, the target drives data and
data parity, and the initiator checks parity and conditionally asserts PERR_L.
For downstream transactions, when PI7C8150 detects a read data parity error on the
secondary bus, the following events occur:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI90LV01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LVB01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LV022 | KPSE 5C 5#16 SKT PLUG |
| PI90LVB022 | LVDS Mux/Repeater |
| PI90LVB022B | LVDS Mux/Repeater |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C8150ND-33 | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI BUS CONTROLLER, PBGA256 |
| PI7C8152 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON |
| PI7C8152A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8152A_07 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8152AMA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。