參數(shù)資料
型號: PI7C7100CNA
廠商: Pericom Semiconductor Corp.
英文描述: 3-Port PCI Bridge
中文描述: 3端口PCI橋
文件頁數(shù): 7/132頁
文件大小: 2559K
代理商: PI7C7100CNA
vii
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
PI7C7100
ADVANCE INFORMATION
09/18/00 Rev 1.1
List of Figures
1-1.
1-2.
1-3.
2-1.
9-1.
15-1. Test Access Port Block Diagram ............................................................................................................................... 72
16-1. PCI Signal Timing Measurement Conditions ............................................................................................................ 80
17-1. 256-Pin PBGA Package Drawing................................................................................................................................81
PI7C7100 on the System Board....................................................................................................................................2
PI7C7100 in Redundant Applications..........................................................................................................................2
PI7C7100 on Network Switching Hub..........................................................................................................................2
PI7C7100 Block Diagram ..............................................................................................................................................3
Secondary Arbiter Example ....................................................................................................................................... 48
List of Tables
4-1.
4-2.
4-3.
4-4.
4-5.
4-6.
4-7.
4-8.
4-9.
6-1.
7-1.
7-2.
7-3.
7-4.
7-5.
7-6.
7-7.
15-1. TAP Pins ....................................................................................................................................................................73
15-2. JTAG Boundary Register Order ................................................................................................................................75
PCI Transaction ......................................................................................................................................................... 13
Write Transaction Forwarding .................................................................................................................................. 14
Write Transaction Disconnect Address Boundaries ................................................................................................ 16
Read Pre-fetch Address Boundaries ......................................................................................................................... 17
Read Transaction Pre-fetching .................................................................................................................................. 18
Device Number to IDSEL S1_AD or S2_AD Pin Mapping ....................................................................................... 21
Delayed Write Target Termination Response ........................................................................................................... 24
Responses to Posted Write Target Termination ....................................................................................................... 25
Responses to Delayed Read Target Termination...................................................................................................... 25
Summary of Tranaction Ordering .............................................................................................................................. 33
Setting the Primary Interface Detected Parity Error Bit ............................................................................................. 39
Setting the Secondary Interface Detected Parity Error Bit ........................................................................................ 40
Setting the Primary Interface Data Parity Detected Bit.............................................................................................. 40
Setting the Secondary InterfaceData Parity Detected Bit ......................................................................................... 41
Assertion of P_PERR#............................................................................................................................................... 42
Assertion of S_PERR#............................................................................................................................................... 43
Assertion of P_SERR# for Data Parity Errors ........................................................................................................... 44
相關PDF資料
PDF描述
PI7C7300 3-PORT PCI-to-PCI BRIDGE
PI7C7300A 3-PORT PCI-to-PCI BRIDGE
PI7C7300ANA 3-PORT PCI-to-PCI BRIDGE
PI7C8140A 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON
PI7C8148B 2-PORT PCI-to-PCI BRIDGE PLX PC16152 COMPARISON
相關代理商/技術參數(shù)
參數(shù)描述
PI7C7300 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300AEVB-3 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C7300ANA 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA
PI7C7300ANAE 功能描述:外圍驅動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray