- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C7100CNA (Pericom Semiconductor Corp.) 3-Port PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | PI7C7100CNA |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-Port PCI Bridge |
| 中文描述： | 3端口PCI橋 |
| 文件頁數(shù)： | 68/132頁 |
| 文件大小： | 2559K |
| 代理商： | PI7C7100CNA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
60
09/18/00 Rev 1.1
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
13.2.7 Config Register 1 or 2: Revision ID Register (read only, bit 7-0; offset 08h)
Hardwired to 01h
PI7C7100
3-Port PCI Bridge
ADVANCE INFORMATION
13.2.8 Config Register 1 or 2: Class Code Register (read only, bit 31-8; offset 08h)
Hardwired to 060400h
13.2.9 Config Register 1 or 2: Cache Line Size Register (read/write, bit 7-0; offset 0Ch)
This register is used when terminating memory write and invalidate transactions and when pre-fetching.
Only cache line sizes (in units of 4-byte) which are power of two are valid (only one bit can be set in this register;
only 00h, 01h, 02h, 04h, 08h, 10h are valid values). Reset to 00h
13.2.10 Config Register 1: Primary Latency Timer Register (read/write, bit 15-8; offset 0Ch)
This register sets the value for Master Latency Timer which starts counting when master asserts FRAME#. Reset to 00h
13.2.11 Config Register 2: Primary Latency Timer Register (read/write, bit 15-8; offset 0Ch)
This register is implemented but not being used internally. Reset to 00h
13.2.12 Config Register 1: Header Type Register (read only, bit 23-16; offset 0Ch)
Hardwired to 81h for function 0 (multiple function PCI-to-PCI bridge, for secondary bus S1)
13.2.13 Config Register 2: Header Type Register (read only, bit 23-16; offset 0Ch)
Hardwired to 01h for function 1 (single function PCI-to-PCI bridge, for secondary bus S2)
13.2.14 Config Register 1: Primary Bus Number Register (read/write, bit 7-0; offset 18h)
Programmed with the number of the PCI bus to which the primary bridge interface is connected.
This value is set by software during configuration. Reset to 00h
13.2.15 Config Register 2: Primary Bus Number Register (read/write, bit 7-0; offset 18h)
This register is implemented but not being used internally. Reset to 00h
13.2.16 Config Register 1 or 2: Secondary Bus Number Register (read/write, bit 15-8; offset 18h)
Programmed with the number of the PCI bridge secondary bus interface. This value is set by software during configu-
ration. Reset to 00h
13.2.17 Config Register 1 or 2: Subordinate Bus Number Register (read/write, bit 23-16; offset 18h)
Programmed with the number of the PCI bus with the highest number that is subordinate to the bridge.
This value is set by software during configuration. Reset to 00h
13.2.18 Config Register 1 or 2: Secondary Latency Timer (read/write, bit 31-24; offset 18h)
This register is programmed in units of PCI bus clocks.The latency timer checks for master accesses on the
secondary bus interfaces that remain unclaimed by any target. Reset to 00h
13.2.19 Config Register 1 or 2: I/O Base Register (read/write, bit 7-0; offset 1Ch)
This register defines the bottom address of the I/O address range for the bridge. The upper four bits define the bottom
address range used by the chip to determine when to forward I/O transactions from one interface to the other. These
4 bits correspond to address bits [15:12] and are write-able. The upper 16 bits corresponding to address bits [31:16]
are defined in the I/O base upper 16 bits address register. The address bits [11:0] are assumed to be 000h. The lower
four bits (3:0) of this register set to ‘0001’ (read-only) to indicate 32-bit I/O addressing. Reset to 00h
13.2.20 Config Register 1 or 2: I/O Limit Register (read/write, bit 15-8; offset 1Ch)
This register defines the top address of the I/O address range for the bridge. The upper four bits define the top
address range used by the chip to determine when to forward I/O transactions from one interface to the other. These
4 bits correspond to address bits [15:12] and are write-able. The upper 16 bits corresponding to address bits [31:16]
are defined in the I/O limit upper 16 bits address register. The address bits [11:0] are assumed to be FFFh. The lower
four bits (3:0) of this register set to ‘0001’ (read-only) to indicate 32-bit I/O addressing. Reset to 00h.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8148B | 2-PORT PCI-to-PCI BRIDGE PLX PC16152 COMPARISON |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7300 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C7300ANA | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
| PI7C7300ANAE | 功能描述:外圍驅(qū)動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。