- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C7100CNA (Pericom Semiconductor Corp.) 3-Port PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | PI7C7100CNA |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-Port PCI Bridge |
| 中文描述： | 3端口PCI橋 |
| 文件頁數(shù)： | 24/132頁 |
| 文件大小： | 2559K |
| 代理商： | PI7C7100CNA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
16
09/18/00 Rev 1.1
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
PI7C7100
3-Port PCI Bridge
ADVANCE INFORMATION
n
o
a
s
n
a
r
T
f
o
e
p
y
T
o
d
n
o
C
y
r
a
d
n
u
o
B
s
s
e
r
d
d
A
d
e
n
g
A
e
w
d
e
y
a
D
l
A
r
n
a
a
d
e
n
o
r
s
e
n
n
o
c
s
D
e
w
y
m
e
m
d
e
o
P
6
1
,
,
,
,
o
u
q
e
t
n
e
z
e
n
e
h
c
a
C
y
d
n
u
o
b
s
s
e
d
a
d
e
n
g
B
K
4
e
w
y
m
e
m
d
e
o
P
6
1
,
,
,
,
=
e
z
e
n
e
h
c
a
C
y
d
n
u
o
b
e
n
e
h
c
a
c
t
s
e
n
n
o
c
s
D
e
d
v
n
d
n
a
e
w
y
m
e
m
d
e
o
P
6
1
,
,
,
,
o
u
q
e
t
n
e
z
e
n
e
h
c
a
C
y
d
n
u
o
b
s
s
e
d
a
d
e
n
g
B
K
4
e
d
v
n
d
n
a
e
w
y
m
e
m
d
e
o
P
6
1
,
,
,
,
=
e
z
e
n
e
h
c
a
C
,
d
n
u
o
b
e
n
e
h
c
a
C
Table 4-3. Write Transaction Disconnect Address Boundaries
Note 1.
Memory-write-disconnect-control bit is bit 1 of the chip control register at offset 40h in configuration space.
4.5.5 Buffering Multiple Write Transactions
PI7C7100 continues to accept posted memory write transactions as long as space for at least one DWORD of data in
the posted write data buffer remains. If the posted write data buffer fills before the initiator terminates the write transaction,
PI7C7100 returns a target disconnect to the initiator.
Delayed write transactions are posted as long as at least one open entry in the delayed transaction queue exists.
Therefore, several posted and delayed write transactions can exist in data buffers at the same time. See Chapter 6 for
information about how multiple posted and delayed write transactions are ordered.
4.5.6 Fast Back-to-Back Write Transactions
PI7C7100 can recognize and post fast back-to-back write transactions. When PI7C7100 cannot accept the second
transaction because of buffer space limitations, it returns a target retry to the initiator.
claims the access by asserting DEVSEL# and returns TRDY# to the initiator, to indicate that the write data was transferred.
If the initiator requests multiple DWORD, PI7C7100 also asserts STOP# in conjunction with TRDY# to signal a target
disconnect. Note that only those bytes of write data with valid byte enable bits are compared. If any of the byte enable
bits are turned off (driven HIGH), the corresponding byte of write data is not compared.
If the initiator repeats the write transaction before the data has been transferred to the target, PI7C7100 returns a target
retry to the initiator. PI7C7100 continues to return a target retry to the initiator until write data is delivered to the target,
or until an error condition is encountered. When the write transaction is repeated, PI7C7100 does not make a new entry
into the delayed transaction queue. Section 4.8.3.1 provides detailed information about how PI7C7100 responds to target
termination during delayed write transactions.
PI7C7100 implements a discard timer that starts counting when the delayed write completion is at the head of the delayed
transaction queue. The initial value of this timer can be set to the retry counter register offset 78h. If the initiator does not
repeat the delayed write transaction before the discard timer expires, PI7C7100 discards the delayed write completion
from the delayed transaction queue. PI7C7100 also conditionally asserts P_SERR# (see Section 7.4).
4.5.4 Write Transaction Address Boundaries
PI7C7100 imposes internal address boundaries when accepting write data. The aligned address boundaries are used to
prevent PI7C7100 from continuing a transaction over a device address boundary and to provide an upper limit on maximum
latency. PI7C7100 returns a target disconnect to the nitiator when t reaches the aligned address boundaries under conditions
shown in Table 4–3.
相關PDF資料 |
PDF描述 |
|---|---|
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8148B | 2-PORT PCI-to-PCI BRIDGE PLX PC16152 COMPARISON |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7300 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C7300ANA | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
| PI7C7300ANAE | 功能描述:外圍驅動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。