參數(shù)資料
型號(hào)： PCI9060
廠商： Electronic Theatre Controls, Inc.
英文描述： 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
中文描述： 12O兼容的PCI總線主控接口芯片的適配器和嵌入式系統(tǒng)
文件頁(yè)數(shù)： 16/192頁(yè)
文件大小： 1551K
代理商： PCI9060
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)
SECTION 2
PCI 9080
BUS OPERATION
PLX Technology, Inc., 1997
Page 7
Version 1.02
REQ# for a minimum of two PCI clocks between bus
master ownership that includes a target disconnect.
The Direct Master Write Delay bits (bits [15:14]) of the
DMPBAM
Register
(PCI:28h)(LOC:A8h)
programmed to delay the PCI 9080’s assertion of the
PCI REQ# signal during a Direct Master write cycle. This
register can be programmed to wait 0, 4, 8, or 16 PCI
bus clocks after the PCI 9080 has received its first write
data from the local master and is ready to begin the PCI
write transaction. This feature is useful in applications
where the local master is bursting and the local bus
clock is slower than the PCI bus clock. This allows write
data to accumulate in the PCI 9080’s Direct Master Write
FIFO, which provides for better PCI bus utilization.
can
be
2.2 LOCAL BUS CYCLES
PCI 9080 connects a PCI host bus to several local
processor bus types, as listed in Table 2-6. It operates in
one of three modes, selected through mode pins 9 and
10, corresponding to three bus types—C, J, and S.
Table 2-6. Local Processor Bus Types
Bit 9
Bit 10
Mode
Bus Type
0
0
C
32-bit nonmultiplexed
0
1
J
32-bit multiplexed
1
0
S
16-bit multiplexed
1
1
Reserved
—
2.2.1 Local Bus Arbitration
When PCI 9080 owns the local bus, both its LHOLD
output and LHOLDA input are asserted. When PCI 9080
samples BREQ asserted during a DMA transfer or
Direct Slave write transfer, it gives up the local bus
within two Lword transfers by de-asserting LHOLD and
floating its local bus outputs if BREQ is gated or
disabled, or if gating is enabled and the Local Bus
Latency Timer expires. The Local Arbiter can now grant
the local bus to another local master. After PCI 9080
samples that its LHOLDA is de-asserted and its local
pause timer is zero, it re-asserts LHOLD to request the
local bus. When the PCI 9080 receives LHOLDA, it
drives the bus and continues from where it left off.
2.2.2 Local Bus Direct Master
Local bus cycles can be continuous single or burst
cycles (programmable by way of the PCI 9080 internal
registers). As a local bus target, PCI 9080 allows access
to PCI 9080 internal registers and PCI bus.
In C and J modes, local bus direct master accesses to
the PCI 9080 must be for a 32 bit nonpipelined bus. In S
mode, local bus direct master accesses to the PCI 9080
must be for a 16 bit nonpipelined bus.
2.2.3 Local Bus Direct Slave
PCI Bus Master read/write to local bus (PCI 9080 is a
PCI bus target and local bus master).
2.2.3.1 Ready/Wait State Control
!
"!#
#! $ #
%
"
&&'
(
$
#
!
)
*!
!! !+
!
,
!
,'
-"%!.
! "
/
)
Figure 2-1. Wait States
If READYi# input is disabled, external READYi# input
has no effect on wait states for a local access. Wait
states between data cycles are generated internally by a
wait state counter. Wait state counter is initialized with its
configuration register value at the start of each data
access.
If READYi# is enabled, READYi# has no effect until the
wait state counter is 0. READYi# then controls the
number of additional wait states.
BTERM# input is not sampled until the wait state counter
is 0. BTERM# overrides READYi# when BTERM# is
asserted.
2.2.3.1.1 Wait State—Local Side
With Direct Master mode and accessing PCI 9080
registers (PCI 9080 local as slave):
PCI 9080 generates wait states with READYo#
Local processor generates wait states with WAITI#
相關(guān)PDF資料
PDF描述
PCI9080 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060ES 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060SD 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI950PT PC Card Support
PCI9656-AC66BI Controller Miscellaneous - Datasheet Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI90603A 制造商:PLX Technology 功能描述:
PCI9060-3A 制造商:PLX Technology 功能描述:
PCI9060-3AF 功能描述:數(shù)字總線開(kāi)關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
PCI9060ES 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060ESF 功能描述:數(shù)字總線開(kāi)關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*