參數(shù)資料
型號(hào)： PC28F256J3C-110
廠(chǎng)商： Intel Corp.
英文描述： Intel StrataFlash Memory (J3)
中文描述： 英特爾StrataFlash存儲(chǔ)器（J3）
文件頁(yè)數(shù)： 50/72頁(yè)
文件大?。?/td> 905K
代理商： PC28F256J3C-110
256-Mbit J3 (x8/x16)
50
Datasheet
14.0
Special Modes
This section describes how to read the status, ID, and CFI registers. This section also details how to
configure the STS signal.
14.1
Set Read Configuration Register Command
This command is no longer supported on J3A or J3C. The J3A device will ignore this command,
while the J3C device will
result in an invalid command sequence (SR.4 and SR.5 =1).
14.2
Status (STS)
The Status (STS) signal can be configured to different states using the Configuration command.
Once the STS signal has been configured, it remains in that configuration until another
configuration command is issued or RP# is asserted low. Initially, the STS signal defaults to RY/
BY# operation where RY/BY# low indicates that the WSM is busy. RY/BY# high indicates that the
state machine is ready for a new operation or suspended.
Table 22, “STS Configuration Coding
Definitions” on page 50
displays the possible STS configurations.
To reconfigure the Status (STS) signal to other modes, the Configuration command is given
followed by the desired configuration code. The three alternate configurations are all pulse mode
for use as a system interrupt as described below. For these configurations, bit 0 controls Erase
Complete interrupt pulse, and bit 1 controls Program Complete interrupt pulse. Supplying the 0x00
configuration code with the Configuration command resets the STS signal to the default RY/BY#
level mode. The possible configurations and their usage are described in
Table 22, “STS
Configuration Coding Definitions” on page 50
. The Configuration command may only be given
when the device is not busy or suspended. Check SR.7 for device status. An invalid configuration
code will result in both SR.4 and SR.5 being set. When configured in one of the pulse modes, the
STS signal pulses low with a typical pulse width of 250 ns.
Table 22. STS Configuration Coding Definitions
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
Pulse on
Program
Complete
(1)
Pulse on
Erase
Complete
(1)
D[1:0]
= STS Configuration Codes
Notes
00 = default, level mode;
device ready indication
Used to control HOLD to a memory controller to prevent accessing a
flash memory subsystem while any flash device's WSM is busy.
01 = pulse on Erase Complete
Used to generate a system interrupt pulse when any flash device in
an array has completed a block erase. Helpful for reformatting blocks
after file system free space reclamation or “cleanup.”
相關(guān)PDF資料
PDF描述
PC28F128J3C-110 Intel StrataFlash Memory (J3)
PC28F640J3C-110 Intel StrataFlash Memory (J3)
PC28F320J3C-110 Intel StrataFlash Memory (J3)
PC28F320J3A-110 Intel StrataFlash Memory (J3)
PC28F320J3A-115 Intel StrataFlash Memory (J3)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC28F256J3C-115 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F256J3C-120 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F256J3C125 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash?? Memory
PC28F256J3C-125 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F256J3C125 S B93 制造商:Intel 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*