- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367729 > P8xC592 (NXP Semiconductors N.V.) 8-bit microcontroller with on-chip CAN PDF資料下載
參數(shù)資料
| 型號： | P8xC592 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit microcontroller with on-chip CAN |
| 中文描述： | 8位微控制器芯片的CAN |
| 文件頁數(shù)： | 92/108頁 |
| 文件大?。?/td> | 650K |
| 代理商： | P8XC592 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁當(dāng)前第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
1996 Jun 27
92
Philips Semiconductors
Product specification
8-bit microcontroller with on-chip CAN
P8xC592
22.1.2
C
ALCULATING THE MAXIMUM BIT
-
TIME
Table 93
Example for calculating the maximum bit-time
STATEMENT
COMMENTS
t
MAX TRANSFER TIME
= 10 ms
n
DATA BYTES, WORST CASE
= 6
n
DATA BYTES
= 4
n
BIT MAX LATENCY
≤
130
n
MESSAGE
≤
92
130
92
+
(
assumption
longest message in that network; assumption
‘our message’; assumption
using Equation (3) and (4)
using Equation (2)
using Equation (1)
t
BIT
)
-------10 ms
0.045 ms
45
μ
s
=
=
≤
22.2
Connecting a P8xC592 to a bus line
(physical layer)
22.2.1
O
N
-C
HIP
T
RANSCEIVER
The P8xC592 features an on-chip differential transceiver
including output driver and input comparator both being
configurable (see Fig.36). Therefore it supports many
types of common transmission media such as:
Single-wire bus line
Two-wire bus line (differential)
Optical cable bus line.
The P8xC592 can directly drive a differential bus line.
An example is given in Fig.37 for a bus line having a
characteristic impedance of 120
. Direct interfacing to
the bus line is well suited for applications with limited
requirements concerning electromagnetic susceptibility,
wiring failure tolerance and protection against transients.
22.2.2
T
RANSCEIVER FOR
I
N
-
VEHICLE
C
OMMUNICATION
Fig.38 shows a versatile transceiver implementation
designed for automotive applications. It features a bit rate
of up to 1 Mbit/s and dissipates low power during standby
(1.4 mA). Thus it is suitable also for applications requiring
a Sleep mode function with system activation via the bus
line. The transceiver provides and extended common
mode range for high electromagnetic susceptibility
performance.
Two external driver transistors amplify the output current
to 35 mA typically and provide protection against
overvoltage conditions on the bus line (e.g. due to an
accidental short-circuit between a bus wire and battery
voltage). The serial diodes prevent in combination with the
transistors the bus from being blocked in case of a bus not
powered. More than 32 nodes may be connected to the
bus line.
22.2.3
D
ETECTION AND
H
ANDLING OF
B
US
W
IRING
F
AILURES
Using the P8xC592 a superior wiring failure tolerance and
detection performance can be achieved. This requires
both bus lines to be mutually decoupled as shown in
Fig.39. Each bus wire is based separately to a reference
voltage of
1
2
AV
DD
.
The diodes suppress reverse current in case of a
termination circuit being not properly powered or a bus line
being short i.e. to a voltage higher than 5 V. Applying this
bus termination circuit the following wiring failures on the
bus are detectable and can be handled:
Interruption of one bus wire at any location.
Short-circuit of one bus wire to ground or battery
voltage.
Short-circuit between the bus wires.
A bus failure can be detected e.g. by a drop out of a status
message, regularly being transmitted on the bus. If a bus
wire is corrupted the following actions have to be taken:
Switch the corresponding comparator input over to a
reference voltage of
1
2
AV
DD
.
Disable the corresponding output driver stage.
As a consequence communication will continue on that
bus wire not being corrupted. The required reference
voltage and the switches for the comparator inputs are
provided on-chip. An output driver stage can be disabled
by reconfiguration of the on-chip output driver
(reprogramming of the Output Control Register of the
P8xC592; see Section 13.5.11, Table 51). To find out
which of the bus wires is corrupted a heuristic method is
applied.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C652EBAA | CMOS single-chip 8-bit microcontrollers |
| P83C652EHBB | CMOS single-chip 8-bit microcontrollers |
| P80C652EHBB | CMOS single-chip 8-bit microcontroller |
| P83C652FFP | CMOS single-chip 8-bit microcontrollers |
| P80C652FFP | CMOS single-chip 8-bit microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P8XCE598 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN |
| P8XCL580HFH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC |
| P8XCL580HFT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC |
| P8Z77 DELUXE | 制造商:Asus 功能描述:P8Z77-V Deluxe ATX Motherboard |
| P8Z77 M PRO | 制造商:Asus 功能描述:P8Z77-M Pro MicroATX Motherboard |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。