參數(shù)資料
型號： P8xC592
廠商： NXP Semiconductors N.V.
英文描述： 8-bit microcontroller with on-chip CAN
中文描述： 8位微控制器芯片的CAN
文件頁數(shù)： 68/108頁
文件大?。?/td> 650K
代理商： P8XC592
1996 Jun 27
68
Philips Semiconductors
Product specification
8-bit microcontroller with on-chip CAN
P8xC592
15.1
Power Control Register (PCON)
Table 80
Power Control Register (address 87H)
Table 81
Description of the PCON bits
Note
1.
If PD and IDL are set to HIGH at the same time, PD takes precedence. The reset value of PCON is 0XX00000B.
7
6
5
4
3
2
1
0
SMOD
WLE
GF1
GF0
PD
IDL
BIT
SYMBOL
FUNCTION
7
SMOD
Double baud rate bit
. When set to logic 1 the baud rate is doubled when the serial port
SIO0 is being used in Modes 1, 2 and 3.
Reserved.
6
5
4
WLE
Watchdog Load Enable
. This flag must be set by software prior to loading T3
(Watchdog timer). It is cleared when T3 is loaded.
General purpose flag bits.
3
2
1
GF1
GF0
PD
Power-down bit
. Setting this bit activates Power-down mode (note 1). It can only be set
if input EW is HIGH.
Idle mode bit
. Setting this bit activates the Idle mode (note 1).
0
IDL
15.2
CAN Sleep Mode
In order to reduce power consumption of the P8xC592 the
CAN-controller may be switched off (disconnecting the
internal clock) by setting the CAN Command Register bit 4
(Sleep) HIGH. The CAN-controller leaves this Sleep mode
by detecting either activity on the CAN-bus (dominant
bit-level on CRX0/CRX1; see Chapter 5, Table 1) or by
setting the Sleep bit to LOW. As the CPU can not only write
to the Sleep bit, but can also read it, the CAN-controller
status can be determined directly.
15.3
Idle Mode
The instruction that sets bit PCON.0 to HIGH is the last
one executed in the normal operating mode before Idle
mode is activated.
Once in the Idle mode, the CPU status is preserved in its
entirety: the Stack Pointer, Program Counter, Program
Status Word, Accumulator, RAM and all other registers
maintain their data during Idle mode. The status of the
external pins during Idle mode is shown in see Table 82.
There are three ways to terminate the Idle mode:
Activation of any enabled interrupt will cause PCON.0 to
be cleared by hardware, provided that the interrupt
source is active during Idle mode. After the interrupt is
serviced, the program continues with the instruction
immediately after the one, at which the interrupt request
was detected.
The flag bits GF0 and GF1 may be used to determine
whether the interrupt was received during normal
execution or during the Idle mode. For example, the
instruction that writes to PCON.0 can also set or clear
one or both flag bits. When Idle mode is terminated by
an interrupt, the service routine can examine the status
of the flag bits.
Another way of terminating the Idle mode is an external
hardware reset. Since the oscillator is still running, the
reset signal is required to be active only for two machine
cycles (24 oscillator periods) to complete the reset
operation.
The third way is the internally generated watchdog reset
after an overflow of Timer 3.
相關(guān)PDF資料
PDF描述
P83C652EBAA CMOS single-chip 8-bit microcontrollers
P83C652EHBB CMOS single-chip 8-bit microcontrollers
P80C652EHBB CMOS single-chip 8-bit microcontroller
P83C652FFP CMOS single-chip 8-bit microcontrollers
P80C652FFP CMOS single-chip 8-bit microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P8XCE598 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P8XCL580HFH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC
P8XCL580HFT 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC
P8Z77 DELUXE 制造商:Asus 功能描述:P8Z77-V Deluxe ATX Motherboard
P8Z77 M PRO 制造商:Asus 功能描述:P8Z77-M Pro MicroATX Motherboard
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*