參數(shù)資料
型號: P89V664FBC,557
廠商: NXP Semiconductors
文件頁數(shù): 49/90頁
文件大?。?/td> 0K
描述: IC 80C51 MCU FLASH 64K 44-TQFP
產(chǎn)品培訓(xùn)模塊: Migrating from 8/16-Bit MCUs to 32-Bit ARMs
標(biāo)準(zhǔn)包裝: 800
系列: 89V
核心處理器: 8051
芯體尺寸: 8-位
速度: 40MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 36
程序存儲器容量: 64KB(64K x 8)
程序存儲器類型: 閃存
RAM 容量: 2K x 8
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 44-TQFP
包裝: 托盤
產(chǎn)品目錄頁面: 706 (CN2011-ZH PDF)
配用: 622-1001-ND - USB IN-CIRCUIT PROG 80C51ISP
其它名稱: 568-2437
935280835557
P89V664FBC
P89V660_662_664
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3.1 — 17 October 2011
53 of 90
NXP Semiconductors
P89V660/662/664
80C51 with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI
In a more complex system the following could be used to select slaves 1 and 2 while
excluding slave 0:
Example 1, slave 0:
(6)
Example 2, slave 1:
(7)
Example 2, slave 2:
(8)
In the above example the differentiation among the 3 slaves is in the lower 3 address bits.
Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1
requires that bit 1 = 0 and it can be uniquely addressed by 1110 0101. Slave 2 requires
that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude
Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.
The Broadcast Address for each slave is created by taking the logical OR of SADDR and
SADEN. Zeros in this result are treated as don’t-cares. In most cases, interpreting the
don’t-cares as ones, the broadcast address will be FF hexadecimal. Upon reset SADDR
and SADEN are loaded with 0s. This produces a given address of all ‘don’t cares’ as well
as a Broadcast address of all ‘don’t cares'. This effectively disables the Automatic
Addressing mode and allows the microcontroller to use standard UART drivers which do
not make use of this feature.
6.8 Serial Peripheral Interface (SPI)
6.8.1 SPI features
Master or slave operation
10 MHz bit frequency (max)
LSB first or MSB first data transfer
Four programmable bit rates
End of transmission (SPIF)
Write collision flag protection (WCOL)
Wake-up from Idle mode (slave mode only)
6.8.2 SPI description
The serial peripheral interface allows high-speed synchronous data transfer between the
P89V660/662/664 and peripheral devices or between several P89V660/662/664 devices.
Figure 23 shows the correspondence between master and slave SPI devices. The
SADDR = 1100 0000
SADEN = 1111 1001
Given = 1100 0XX0
----------------------------------------------------
SADDR = 1110 0000
SADEN = 1111 1010
Given = 1110 0X0X
----------------------------------------------------
SADDR = 1100 0000
SADEN = 1111 1100
Given = 1100 00XX
----------------------------------------------------
相關(guān)PDF資料
PDF描述
VI-B3W-CU-B1 CONVERTER MOD DC/DC 5.5V 200W
VJ1825A561KBCAT4X CAP CER 560PF 200V 10% NP0 1825
P89V664FA,512 IC 80C51 MCU FLASH 64K 44-PLCC
VJ1825A562JBCAT4X CAP CER 5600PF 200V 5% NP0 1825
VI-B3V-IY-F4 CONVERTER MOD DC/DC 5.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P8-A000001 制造商:OTTO Engineering Inc 功能描述:P8-A141313 EXCEPT
P8-A000003 制造商:OTTO Engineering Inc 功能描述:P8-A121213 WITH
P8-A000004 制造商:OTTO Engineering Inc 功能描述:P8-A141324 EXCEPT
P8-A000005 制造商:OTTO Engineering Inc 功能描述:P8-A126323 WITH 24IN
P8-A000006 制造商:OTTO Engineering Inc 功能描述:P8-A141522 EXCEPT