參數(shù)資料
型號: P89V51RB2FN,112
廠商: NXP Semiconductors
文件頁數(shù): 37/80頁
文件大?。?/td> 0K
描述: IC 80C51 MCU FLASH 16K 40-DIP
產(chǎn)品培訓模塊: Migrating from 8/16-Bit MCUs to 32-Bit ARMs
標準包裝: 216
系列: 89V
核心處理器: 8051
芯體尺寸: 8-位
速度: 40MHz
連通性: SPI,UART/USART
外圍設備: 欠壓檢測/復位,POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 16KB(16K x 8)
程序存儲器類型: 閃存
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 40-DIP(0.600",15.24mm)
包裝: 管件
產(chǎn)品目錄頁面: 706 (CN2011-ZH PDF)
配用: 622-1017-ND - BOARD 44-ZIF PLCC SOCKET
622-1001-ND - USB IN-CIRCUIT PROG 80C51ISP
其它名稱: 568-3229-5
935278707112
P89V51RB2FN
P89V51RB2_RC2_RD2_5
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 05 — 12 November 2009
42 of 80
NXP Semiconductors
P89V51RB2/RC2/RD2
8-bit microcontrollers with 80C51 core
In a more complex system the following could be used to select slaves 1 and 2 while
excluding slave 0:
Example 1, slave 0:
(6)
Example 2, slave 1:
(7)
Example 3, slave 2:
(8)
In the above example the differentiation among the 3 slaves is in the lower 3 address bits.
Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1
requires that bit1=0 and it can be uniquely addressed by 1110 0101. Slave 2 requires
that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude
Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.
The Broadcast Address for each slave is created by taking the logical OR of SADDR and
SADEN. Zeros in this result are treated as don’t-cares. In most cases, interpreting the
don’t-cares as ones, the broadcast address will be FF hexadecimal. Upon reset SADDR
and SADEN are loaded with 0s. This produces a given address of all ‘don’t cares’ as well
as a Broadcast address of all ‘don’t cares'. This effectively disables the Automatic
Addressing mode and allows the microcontroller to use standard UART drivers which do
not make use of this feature.
6.7 SPI
6.7.1 SPI features
Master or slave operation
10 MHz bit frequency (max)
LSB rst or MSB rst data transfer
Four programmable bit rates
End of transmission (SPIF)
Write collision ag protection (WCOL)
Wake-up from Idle mode (slave mode only)
6.7.2 SPI description
The SPI allows high-speed synchronous data transfer between the P89V51RB2/RC2/RD2
and peripheral devices or between several P89V51RB2/RC2/RD2 devices. Figure 17
shows the correspondence between master and slave SPI devices. The SPICLK pin is the
SADDR = 1100 0000
SADEN = 1111 1001
Given = 1100 0XX0
----------------------------------------------------
SADDR = 1110 0000
SADEN = 1111 1010
Given = 1110 0X0X
----------------------------------------------------
SADDR = 1100 0000
SADEN = 1111 1100
Given = 1100 00XX
----------------------------------------------------
相關(guān)PDF資料
PDF描述
VJ1825A430KBCAT4X CAP CER 43PF 200V 10% NP0 1825
VI-B3Y-IX-F1 CONVERTER MOD DC/DC 3.3V 49.5W
VI-JV3-IY-F4 CONVERTER MOD DC/DC 24V 50W
VJ1825A510JBCAT4X CAP CER 51PF 200V 5% NP0 1825
VI-B3Y-IW-F4 CONVERTER MOD DC/DC 3.3V 66W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P89V51RC2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
P89V51RC2BN 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
P89V51RC2FA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
P89V51RC2FA,512 功能描述:8位微控制器 -MCU 80C51 32K FL / 512 R RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P89V51RC2FBC 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16/32/64 kB flash microcontroller with 1 kB RAM