- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369944 > P89LPC9103FTK (NXP SEMICONDUCTORS) 8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter PDF資料下載
參數(shù)資料
| 型號(hào)： | P89LPC9103FTK |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter |
| 中文描述： | 8-BIT, FLASH, 18 MHz, MICROCONTROLLER, PDSO10 |
| 封裝： | 3 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO-229, SOT-650-1, HVSON-10 |
| 文件頁數(shù)： | 33/58頁 |
| 文件大小： | 257K |
| 代理商： | P89LPC9103FTK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
9397 750 14655
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 11 April 2005
33 of 58
Philips Semiconductors
P89LPC9102/9103/9107
8-bit microcontrollers with two-clock accelerated 80C51 core
8.14.2
Slow-down mode using the DIVM register
Slow-down mode is achieved by dividing down the OSCCLK frequency to generate CCLK.
This division is accomplished by configuring the DIVM register to divide OSCCLK by up to
510 times. This feature makes it possible to temporarily run the CPU at a lower rate,
reducing power consumption. By dividing the clock, the CPU can retain the ability to
respond to events that would not exit Idle mode by executing its normal program at a lower
rate. This can also allow bypassing the oscillator start-up time in cases where
Power-down mode would otherwise be used. The value of DIVM may be changed by the
program at any time without interrupting code execution.
8.14.3
Power-down mode
The Power-down mode stops the oscillator in order to minimize power consumption. The
P89LPC9102/9103/9107 exits Power-down mode via any reset, or certain interrupts. In
Power-down mode, the power supply voltage may be reduced to the data retention
voltage V
DDR
. This retains the RAM contents at the point where Power-down mode was
entered. SFR contents are not guaranteed after V
DD
has been lowered to V
DDR
, therefore
it is highly recommended to wake-up the processor via reset in this case. V
DD
must be
raised to within the operating range before the Power-down mode is exited.
Some chip functions continue to operate and draw power during Power-down mode,
increasing the total power used during Power-down mode. These include: Brownout
detect, watchdog timer, Comparators (note that Comparator can be powered-down
separately), and RTC/system timer. The internal RC oscillator is disabled unless both the
RC oscillator has been selected as the system clock
and
the RTC is enabled.
8.14.4
Total Power-down mode
This is the same as Power-down mode except that the brownout detection circuitry and
the voltage comparators are also disabled to conserve additional power. The internal RC
oscillator is disabled unless both the RC oscillator has been selected as the system clock
and
the RTC is enabled. If the internal RC oscillator is used to clock the RTC during
Power-down mode, there will be high power consumption. Please use an external low
frequency clock to achieve low power with the RTC running during Power-down mode.
8.15 Reset
The P1.5/RST pin can function as either an active-LOW reset input or as a digital input,
P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to logic 1, enables the external
reset input function on P1.5. When cleared, P1.5 may be used as an input pin.
Remark:
During a power-up sequence, the RPE selection is overridden and this pin will
always function as a reset input.
An external circuit connected to this pin should not
hold this pin LOW during a power-on sequence as this will keep the device in reset.
After power-up this input will function either as an external reset input or as a digital input
as defined by the RPE bit. Only a power-up reset will temporarily override the selection
defined by RPE bit. Other sources of reset will not override the RPE bit.
Remark:
During a power cycle, V
DD
must fall below V
POR
(see
Table 12 “Static
characteristics”
) before power is reapplied, in order to ensure a power-on reset.
Reset can be triggered from the following sources:
External reset pin (during power-up or if user configured via UCFG1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P89LPC915 | 8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V Flash with 8-bit A/D converter |
| P89LPC915HDH | 8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V Flash with 8-bit A/D converter |
| P89LPC916 | 8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V Flash with 8-bit A/D converter |
| P89LPC917 | 8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V Flash with 8-bit A/D converter |
| P89LPC932A1 | 8-Bit Microcontroller with accelerated two-clock 80C51 core 8kB 3V byte-erasable flash with 512-byte data EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P89LPC9103FTK,115 | 功能描述:8位微控制器 -MCU 80C51 1K FL 128B RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P89LPC9107 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable flash with 8-bit A/D converter |
| P89LPC9107FDH | 制造商:NXP Semiconductors 功能描述:MCU 8BIT 80C51 1K FLASH TSSOP14 |
| P89LPC9107FDH,129 | 功能描述:8位微控制器 -MCU 80C51 1K FL 128B RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P89LPC9107FDH129 | 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU 80C51 18MHZ TSSOP-14 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。