參數(shù)資料
型號: P82C55A
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
中文描述: 24 I/O, PIA-GENERAL PURPOSE, PDIP40
封裝: DIP-40
文件頁數(shù): 16/23頁
文件大?。?/td> 325K
代理商: P82C55A
82C55A
Mode Definition Summary
MODE 0
MODE 1
MODE 2
IN
OUT
IN
OUT
GROUP A ONLY
Y
Y
Y
Y
Y
Y
Y
Y
PA
0
PA
1
PA
2
PA
3
PA
4
PA
5
PA
6
PA
7
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
PB
0
PB
1
PB
2
PB
3
PB
4
PB
5
PB
6
PB
7
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
D
D
D
D
D
D
D
D
MODE 0
OR MODE 1
ONLY
PC
0
PC
1
PC
2
PC
3
PC
4
PC
5
PC
6
PC
7
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
INTR
B
IBF
B
STB
B
INTR
A
STB
A
IBF
A
I/O
I/O
INTR
B
OBF
B
ACK
B
INTR
A
I/O
I/O
ACK
A
OBF
A
I/O
I/O
I/O
INTR
A
STB
A
IBF
A
ACK
A
OBF
A
Special Mode Combination Considerations
There are several combinations of modes possible.
For any combination, some or all of the Port C lines
are used for control or status. The remaining bits are
either inputs or outputs as defined by a ‘‘Set Mode’’
command.
During a read of Port C, the state of all the Port C
lines, except the ACK and STB lines, will be placed
on the data bus. In place of the ACK and STB line
states, flag status will appear on the data bus in the
PC2, PC4, and PC6 bit positions as illustrated by
Figure 18.
Through a ‘‘Write Port C’’ command, only the Port C
pins programmed as outputs in a Mode 0 group can
be written. No other pins can be affected by a ‘‘Write
Port C’’ command, nor can the interrupt enable flags
be accessed. To write to any Port C output pro-
grammed as an output in a Mode 1 group or to
change an interrupt enable flag, the ‘‘Set/Reset Port
C Bit’’ command must be used.
With a ‘‘Set/Reset Port C Bit’’ command, any Port C
line programmed as an output (including INTR, IBF
and OBF) can be written, or an interrupt enable flag
can be either set or reset. Port C lines programmed
as inputs, including ACK and STB lines, associated
with Port C are not affected by a ‘‘Set/Reset Port C
Bit’’ command. Writing to the corresponding Port C
bit positions of the ACK and STB lines with the
‘‘Set/Reset Port C Bit’’ command will affect the
Group A and Group B interrupt enable flags, as illus-
trated in Figure 18.
Current Drive Capability
Any output on Port A, B or C can sink or source 2.5
mA. This feature allows the 82C55A to directly drive
Darlington type drivers and high-voltage displays
that require such sink or source current.
16
相關PDF資料
PDF描述
P8344AH HIGH PERFORMANCE 8 BIT MICROCONTROLLER WITH ON CHIP SERIAL COMMUNICATION CONTROLLER
P8044AH HIGH PERFORMANCE 8 BIT MICROCONTROLLER WITH ON CHIP SERIAL COMMUNICATION CONTROLLER
P8744AH HIGH PERFORMANCE 8 BIT MICROCONTROLLER WITH ON CHIP SERIAL COMMUNICATION CONTROLLER
P83C524EFA CONN, JACK MODULAR 90DEG 4P 4C
P83C524EFP CONN HEADER 12POS SGL PCB 30GOLD
相關代理商/技術參數(shù)
參數(shù)描述
P82C55A2 制造商:Intel 功能描述:
P82C55A-2 制造商:Rochester Electronics LLC 功能描述:
P82C574 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral Interface
P82C59A2 制造商:INTEL 功能描述:* 制造商:Intel 功能描述:
P82C59A-2 制造商:Intel 功能描述: