- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363748 > OM6213 48 x 84 pixels matrix LCD driver PDF資料下載
參數(shù)資料
| 型號： | OM6213 |
| 英文描述： | 48 x 84 pixels matrix LCD driver |
| 中文描述： | 48 × 84像素的矩陣LCD驅(qū)動器 |
| 文件頁數(shù)： | 11/40頁 |
| 文件大?。?/td> | 213K |
| 代理商： | OM6213 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
2001 Nov 07
11
Philips Semiconductors
Product specification
48
×
84 pixels matrix LCD driver
OM6213
11 INSTRUCTIONS
The instruction format is divided into two modes. If D/C
(mode select) is set LOW the current byte is interpreted as
command byte (see Table 1). If D/C is set HIGH the
following bytes are stored in the DDRAM. After every data
byte the address counter is incremented automatically.
The level of the D/C signal is read during the last bit of the
data byte.
Instructions can be sent in any order to the OM6213 (the
exception being that the temperature control command
mustbefollowedbyatleastonebyteofdataorcommand).
TheMSBistransmittedfirst(seeFig.7).Figure 8showsan
example of a command stream, used to set-up the LCD
driver.
The serial interface is initialized when SCE is HIGH. In this
state SCLK clock pulses have no effect and no power is
consumed by the serial interface. A negative edge on SCE
enablestheserialinterfaceandindicatesthestartofadata
transmission.
Figures 9 and 10 show the serial bus protocol.
When SCE is HIGH, SCLK clocks are ignored. During
the HIGH time of SCE the serial interface is initialized
(see Fig.11).
SDIN is sampled at the positive edge of SCLK
D/C indicates whether the byte is a command (D/C = 0)
or RAM data (D/C = 1). It is read with the eighth SCLK
pulse.
If SCE stays LOW after the last bit of a command/data
byte, the serial interface expects bit DB7 of the next byte
at the next rising edge of SCLK (see Fig.11)
A reset pulse with RES interrupts the transmission. The
data being written into the RAM may be corrupted. The
registers are cleared. If SCE is LOW after the rising
edge of RES, the serial interface is ready to receive the
D/C bit of a command/data byte (see Fig.12).
Instructions (except the temperature control command)
are executed on the SCLK positive edge which latches
DB0 and D/C
The temperature control command is executed on the
SCLK positive edge which latches DB0 and D/C of the
next command or the next write to the DDRAM
(whichever occurs first).This command requires 2 bytes
to be executed.
handbook, halfpage
MGT639
data
data
LSB (DB0)
Fig.7 General format of data stream.
handbook, full pagewidth
MGT846
temperature control
set VPR
bias system
function set (H = 1)
X address
Y address
display control
function set (H = 0)
Fig.8 Serial data stream, example.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OM6218SP1 | TRANSISTOR | MOSFET | MATCHED PAIR | N-CHANNEL | 60V V(BR)DSS | 20A I(D) | SIP |
| OM6416SP3 | TRANSISTOR | MOSFET POWER MODULE | 3-PH BRIDGE | 500V V(BR)DSS | 2A I(D) |
| OM6417SP6 | TRANSISTOR | MOSFET POWER MODULE | FULL BRIDGE | 50V V(BR)DSS | 5A I(D) |
| OM6418SP6 | TRANSISTOR | MOSFET POWER MODULE | FULL BRIDGE | 100V V(BR)DSS | 5A I(D) |
| OM6419SP6 | TRANSISTOR | MOSFET POWER MODULE | FULL BRIDGE | 200V V(BR)DSS | 2A I(D) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OM6214SS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TWO POWER MOSFETS IN HERMETIC ISOLATED SIP PACKAGE |
| OM6215SS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TWO POWER MOSFETS IN HERMETIC ISOLATED SIP PACKAGE |
| OM6215SSP | 制造商:International Rectifier 功能描述:TRANS MOSFET N-CH 200V 25A 4PIN SOT-223 - Tape and Reel |
| OM6215SST | 制造商:International Rectifier 功能描述:TRANS MOSFET N-CH 200V 25A 6SIP - Bulk |
| OM6216SS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TWO POWER MOSFETS IN HERMETIC ISOLATED SIP PACKAGE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。