參數(shù)資料
型號(hào): NT5SV8M16FT-75BI
廠商: NANYA TECHNOLOGY CORP
元件分類: DRAM
英文描述: 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 MM, PLASTIC, TSSOP2-54
文件頁數(shù): 4/65頁
文件大?。?/td> 739K
代理商: NT5SV8M16FT-75BI
NT5SV8M16FS / NT5SV8M16FT
128Mb Synchronous DRAM
REV 1.4
08/2009
12
NANYA TECHNOLOGY CORPORATION
NANYA reserves the right to change products and specifications without notice.
Read Interrupted by a Write
To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance
state to avoid data contention on the DQ bus. If a Read Command will issue data on the first or second clocks cycles of the
write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ
bus.
Minimum Read to Write Interval
COMMAND
NOP
READ A
WRITE A
NOP
DQM
DIN A0
DIN A1
DIN A2
DIN A3
: “H” or “L”
DIN A0
DIN A1
DIN A2
DIN A3
tCK2, DQs
CAS latency = 2
tCK3, DQs
CAS latency = 3
CK
T0
T2
T1
T3
T4
T5
T6
T7
T8
NOP
(Burst Length = 4, CAS latency = 2, 3)
DQM high for CAS latency = 2 only.
Required to mask first bit of READ data.
相關(guān)PDF資料
PDF描述
NT5TU64M16DG-3C 64M X 16 DDR DRAM, 0.45 ns, PBGA84
NTA2425E
NTA2425F
NTA2410-10
NTD2410F
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NT5SV8M16HS-6K 制造商:Nanya Technology Corporation 功能描述:DRAM
NT5SV8M8DT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64Mb Synchronous DRAM
NT5SV8M8DT-6K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64Mb Synchronous DRAM
NT5SV8M8DT-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64Mb Synchronous DRAM
NT5SV8M8DT-7K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64Mb Synchronous DRAM