- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363666 > NSC800 (National Semiconductor Corporation) NSC800TM High-Performance Low-Power CMOS Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | NSC800 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | NSC800TM High-Performance Low-Power CMOS Microprocessor |
| 中文描述： | NSC800TM高性能低功耗CMOS微處理器 |
| 文件頁(yè)數(shù)： | 9/76頁(yè) |
| 文件大?。?/td> | 785K |
| 代理商： | NSC800 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
6.0 Pin Descriptions
(Continued)
Status (SO, S1):
Bus status outputs provide encoded infor-
mation regarding the current M cycle as follows:
Machine Cycle
Status
Control
S0
S1
IO/M
RD
WR
Opcode Fetch
Memory Read
Memory Write
I/O Read
I/O Write
Halt
*
Internal Operation
*
Acknowledge of Int
**
1
0
1
0
1
0
0
1
1
1
0
1
0
0
1
1
0
0
0
1
1
0
0
0
0
0
1
0
1
0
1
1
1
1
0
1
0
1
1
1
*
ALE is not suppressed in this cycle.
**
This is the cycle that occurs immediately after the CPU accepts an inter-
rupt (RSTA, RSTB, RSTC, INTR, NMI).
Note 1:
During halt, CPU continues to do dummy opcode fetch from location
following the halt instruction with a halt status. This is so CPU can continue
to do its dynamic RAM refresh.
Note 2:
No early status is provided for interrupt or hardware restarts.
6.3 INPUT/OUTPUT SIGNALS
Multiplexed Address/Data
[
AD(0–7)
]
: Active high
At RD Time:
Input data to CPU.
At WR Time:
Output data from CPU.
At Falling Edge Least significant byte of address
of ALE Time:
during memory reference cycle. 8-bit
port address during I/O reference
cycle.
During BREQ/ High impedance.
BACK Cycle:
7.0 Connection Diagrams
Dual-In-Line Package
Top View
TL/C/5171–10
Order Number NSC800D or N
See NS Package D40C or N40A
Chip Carrier Package
Top View
TL/C/5171–11
Order Number NSC800E or V
See NS Package E44B or V44A
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NSC800D | NSC800TM High-Performance Low-Power CMOS Microprocessor |
| NSC800E | NSC800TM High-Performance Low-Power CMOS Microprocessor |
| NSC800N | NSC800TM High-Performance Low-Power CMOS Microprocessor |
| NSC800V | NSC800TM High-Performance Low-Power CMOS Microprocessor |
| NSC858 | NSC858 Universal Asynchronous Receiver/Transmitter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NSC800D | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:NSC800TM High-Performance Low-Power CMOS Microprocessor |
| NSC800D/883C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| NSC800D/B | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| NSC800D-1I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor |
| NSC800D-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。