- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363664 > NS16C2752TVA (NATIONAL SEMICONDUCTOR CORP) Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate PDF資料下載
參數(shù)資料
| 型號(hào)： | NS16C2752TVA |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate |
| 中文描述： | 2 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 6/43頁 |
| 文件大?。?/td> | 881K |
| 代理商： | NS16C2752TVA |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
5.0 Pin Descriptions
(Continued)
Signal
Name
TXRDY1
TXRDY2
Type
O
PLCC
Pin #
1
32
TQFP
Pin #
43
28
Description
UART Transmit-ready:
Transmitter DMA signaling is available through this pin. When operating in the FIFO
mode, the CPU selects one of two types of DMA transfer via FCR[3]. When operating
in the 16450 Mode, only DMA mode 0 is allowed. Mode 0 supports single transfer
DMA (and a transfer is usually made between CPU bus cycles). Mode 1 supports
multi-transfer DMA where multiple transfers are made continuously until the Tx FIFO
is full. Details regarding the active and inactive states of this signal are described in
Section 6.5 FIFO CONTROL REGISTER (FCR)
and
Section 7.9 DMA OPERATION
.
Interrupt Output:
INTR goes high whenever any one of the following interrupt types has an active high
condition and is enabled via the IER: Receiver Error Flag; Received Data Available:
time-out (FIFO Mode only); Transmitter Holding Register Empty; MODEM Status; and
hardware and software flow control. The INTR signal is reset low upon the
appropriate interrupt service or a Master Reset operation.
INTR1
INTR2
O
34
17
30
12
5.2 SERIAL IO INTERFACE
Signal
Name
SOUT1
SOUT2
Type
O
PLCC
Pin #
38
26
TQFP
Pin #
35
22
Description
UART Serial Data Out:
UART transmit data output or infrared data output. The SOUT signal is set to logic 1
upon reset or idle in the UART mode when MCR[6]=0. The SOUT signal transitions to
logic 0 (idle state of IrDA mode) in the infrared mode when MCR[6]=1.
Note:
SOUT1 and SOUT2 can not be reset to IrDA mode.
UART Serial Data In:
UART receive data input or infrared data input. The SIN should be idling in logic 1 in
the UART mode. The SIN should be idling in logic 0 in the infrared mode. The SIN
should be pulled high through a 10K resistor if not used.
UART Request-to-send:
When low, RTS informs the remote link partner that it is ready to receive data. The
RTS output signal can be set to an active low by writing “1” to MCR[1]. The RTS
output can also be configured in auto hardware flow control based on FIFO trigger
level. This pin stays logic 1 upon reset or idle (i.e., between data transfers). Loop
mode operation holds this signal in its inactive state.
UART Data-terminal-ready:
When low, DTR informs the remote link partner that the UART is ready to establish a
communications link. The DTR output signal can be set to an active low by writing “1”
to MCR[0]. This pin stays at logic 1 upon reset or idle. Loop mode operation holds this
signal to its inactive state.
UART Clear-to-send:
When low, CTS indicates that the remote link partner is ready to receive data. The
CTS signal is a modem status input and can be read for the appropriate channel in
MSR[4]. This bit reflects the complement of the CTS signal. MSR[0] indicates whether
the CTS input has changed state since the previous read of the MSR. CTS can also
be configured to perform auto hardware flow control.
SIN1
SIN2
I
39
25
36
21
RTS1
RTS2
O
36
23
33
18
DTR1
DTR2
O
37
27
34
23
CTS1
CTS2
I
40
28
38
24
Note:
Whenever the CTS bit of the MSR changes state, an interrupt is generated if the MODEM Status
Interrupt is enabled.
N
www.national.com
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NS32203D | DIRECT MEMORY ACCESS CONTROLLER |
| NS32203N | DIRECT MEMORY ACCESS CONTROLLER |
| NS32382-10 | MEMORY MANAGEMENT UNITS |
| NS32382-15 | MEMORY MANAGEMENT UNITS |
| NS32490D | NIC Network Interface Controller(NIC網(wǎng)絡(luò)接口控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NS16C2752TVA/NOPB | 功能描述:UART 接口集成電路 RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| NS16C2752TVAX/NOPB | 功能描述:UART 接口集成電路 Dual UART w/ 64-byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| NS16C2752TVS | 制造商:Texas Instruments 功能描述:UART 2-CH 64Byte FIFO 3.3V/5V 48-Pin TQFP |
| NS16C2752TVS/NOPB | 功能描述:UART 接口集成電路 RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| NS16C2752TVSX/NOPB | 功能描述:UART 接口集成電路 Dual UART w/ 64-byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。