- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363664 > NS16C2752TVA (NATIONAL SEMICONDUCTOR CORP) Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate PDF資料下載
參數(shù)資料
| 型號： | NS16C2752TVA |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate |
| 中文描述： | 2 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 34/43頁 |
| 文件大小： | 881K |
| 代理商： | NS16C2752TVA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
8.0 Design Notes
8.1 DEBUGGING HINTS
Although the UART device is fairly straight forward, there are
cases that when device does not behave as expected. The
normal trouble shooting steps should include the following.
1.
Check power supply voltage and make sure it is within
the operating range.
2.
Check device pin connections against the datasheet pin
list.
3.
Check an unpopulated printed circuit board (PCB)
against the schematic diagram for any shorts.
4.
Check the device clock input. For oscillator input, the
scope probe can be attached to Xin to verify the clock
voltage swing and frequency. For crystal connection,
attach the scope probe to Xout to check for the oscilla-
tion frequency.
5.
Reset should be active high and normally low.
6.
Use internal loopback mode to test the CPU host inter-
face. If loopback mode is not working, check the CPU
interface timing including read and write bus timing.
7.
If loopback mode is getting the correct data, check serial
data output and input. The transmit and receive data
may be looped back externally to verify the data path
integrity.
8.2 CLOCK FREQUENCY ACCURACY
In the UART transmission, the transmitter clock and the
receive clock are running in two different clock domains
(unlike in some communication interface that the received
clock is a copy of the transmitter clock by sharing the same
clock or by performing clock-data-recovery). Not only the
local oscillator frequency, but also the clock divisor may
introduce error in between the transmitter and receiver’s
baud rate. The question is how much error can be tolerated
and does not cause data error
The UART receiver has an internal sampling clock that is
16X the data rate. The sampling clock allows data to be
sampled at the 6/16 to 7/16 point of each bit. The following is
an example of a 8-bit data packet with a start, a parity, and
one stop bit. (
Figure 14
)
If a receiver baud rate generator deviates from the nominal
baud rate by
f, where 1/
f =
T, the first sampling point will
deviate from the nominal sample point by 0.5
T. Conse-
quently, the second sampling point will deviate by 1.5
T, 3rd
will deviate by 2.5
T, and the last bit of a packet with L length
(in number of bits) will deviate by
(L 0.5) x
T
In this example, L=11, so that the last bit will deviate by
(11 0.5) x
T = 10.5
T(
Figure 15
)
Giving some margin for sampling error due to metastability
and jitter assuming that the bit period deviation can not be
more than 6/16 the bit time (i.e., the worst case), 0.375T. So
that
(L 0.5) x
T
<
0.375T
for the receiver to correctly recover the transmitted data.
Reform the equation
T
<
0.375T / (L 0.5)
Using the same example of 11-bit packet (L = 11), at 9600
baud, f = 9600, the sampling clock rate is f (i.e., one sample
per period) and the bit period is
T = 1 / f
T
<
0.375T / (L 0.5) = 0.375 / (f x (L 0.5))
T
<
0.375 / (9600 x 10.5) = 3.7 x 10
-6
(sec) or 3.7 μs.
The percentage of the deviation from nominal bit period has
to be less than
T / T = (0.375 / (f x (L 0.5)) x f = 0.375 / L 0.5)
T / T =3.7 x 10
-6
x 9600 = 3.6%
From the above example, the error percentage increases
with longer packet length (i.e., larger L). The best case is
packet with word length 5, a start bit and a stop bit (L = 7)
that is most tolerant to error.
T / T = 0.375 / (L 0.5) = 0.375 / 6.5 = 5.8%
The worst case is packet with word length 8, a start bit, a
parity bit, and two stop bits (L = 12) that is least tolerant to
error.
T / T = 0.375 / L 0.5) = 0.375 / 11.5 = 3.2%
8.3 CRYSTAL REQUIREMENTS
The crystal used should meet the following requirements.
1.
AT cut with parallel resonance.
2.
Fundamental oscillation mode between 1 to 24 MHz.
3.
Frequency tolerance and drift is well within the UART
application requirements, and they are not a concern.
20204816
FIGURE 14. Nominal Mid-bit Sampling
20204817
FIGURE 15. Deviated Baud Rate Sampling
N
www.national.com
34
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NS32203D | DIRECT MEMORY ACCESS CONTROLLER |
| NS32203N | DIRECT MEMORY ACCESS CONTROLLER |
| NS32382-10 | MEMORY MANAGEMENT UNITS |
| NS32382-15 | MEMORY MANAGEMENT UNITS |
| NS32490D | NIC Network Interface Controller(NIC網(wǎng)絡(luò)接口控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NS16C2752TVA/NOPB | 功能描述:UART 接口集成電路 RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| NS16C2752TVAX/NOPB | 功能描述:UART 接口集成電路 Dual UART w/ 64-byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| NS16C2752TVS | 制造商:Texas Instruments 功能描述:UART 2-CH 64Byte FIFO 3.3V/5V 48-Pin TQFP |
| NS16C2752TVS/NOPB | 功能描述:UART 接口集成電路 RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| NS16C2752TVSX/NOPB | 功能描述:UART 接口集成電路 Dual UART w/ 64-byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。