參數(shù)資料
型號： NHI-1598ET/883
廠商： NATIONAL HYBRID INC
元件分類： 微控制器/微處理器
英文描述： 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CPGA69
封裝： 1.100 X 1.100 INCH, CERAMIC, PLUG IN, PGA-69
文件頁數(shù)： 59/89頁
文件大?。?/td> 569K
代理商： NHI-1598ET/883
-
61
Based on these setup conditions, the following events will occur:
Frame A will execute the message list it contains. At the end of frame A, a frame gap delay will
occur if a number other than 0 was loaded into register 20. At the end of the frame gap delay, The
alternate frame, in this case B, will execute the message list it contains. At the end of frame B, the
sequence will end and the BC will go off line.
Note: The alternate frame is the frame which is NOT the current frame. If the current frame is B,
then the alternate frame is A. The alternate bus is the bus which is NOT the active bus.
This method is applicable if each message list contains many messages, tens or hundreds;
however, each message list may only contain 10 or 20 messages and we would like to run a
number of the small message lists automatically.
For the case of running many small message lists automatically, the approach is slightly different.
Lets say we want to run 10 different message lists automatically.
First create a super message list which contains all the addresses of the 10 smaller sub message
lists. If we want to know when each of the sublists is completed, set the last message in each sub
list to fire the interrupt. If we want to examine some of the data before the next sub list begins,
set the inter message gap on the last message of the sub list to what ever delay is required.
Then:
Load the address of the super message list into register 13, Frame A.
Load the total number of messages in the super list into register 14, Frame length A.
Set the mode to BC in register 9.
Set the default frame to A in register 9.
Set the "Default bus" in register 9.
Set "int on EOF" in register 14.
Set "Stop at EOF" in register 14.
Set "Start BC" in register 9.
All the messages in the super list will be executed and an interrupt will be issued at the end of
each sub list. An intermessage gap of some defined value will separate each sub list of
messages.
Instead of stopping at the end of frame A, we could have elected to "Go alternate frame", in which
case, frame B would then execute what ever message lists were in frame B. If we then selected
the "Go alternate frame" option at the end of frame B, frame A would be executed.
Note: The default frame is the frame selected in configuration register 1. The default bus is
the bus selected in the BC control word.
8.1.10
SAMPLE BUS CONTROLLER MEMORY MAP
BC Registers
REGISTERS
DATA(hex)
CONFIGURATION 1
0900
CONFIGURATION 2
0000
CONFIGURATION 3
0003
相關(guān)PDF資料
PDF描述
NJG1145UA2 90 MHz - 2150 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER
NJG1515AVB2 RF/MICROWAVE TRANSFER SWITCH
NJG1667MD7 1000 MHz - 2500 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 0.8 dB INSERTION LOSS
NJU6319DC 6.25 MHz, OTHER CLOCK GENERATOR, UUC6
NJU6338BE 17.5 MHz, OTHER CLOCK GENERATOR, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NHI21PKZ0 制造商:EATON MOELLER 功能描述:Contactor 制造商:EATON MOELLER 功能描述:CONTACTOR; Contact Configuration:3PST-2NO / SPST-NC; IP / NEMA Rating:IP20; No. of Poles:3 ;RoHS Compliant: Yes
NHI21-PKZ0 制造商:Moeller Electric Corporation 功能描述:Auxiliary Switch Nhi-Pkz0
NHI21-PKZO 制造商:EATON MOELLER 功能描述:CONTACT BLOCK 2NO+1NC
NHI350AM2 S LJ3S 制造商:Intel 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps/1000Mbps 3.3V 256-Pin BGA 制造商:Intel 功能描述:POWERVILLE, ETHERNET CONTROLLER I350-AM2 - Trays
NHI350AM2 S LJ3S 制造商:Intel 功能描述:Ethernet ICs Controller IEEE 10/ 100/1000 Mbps BGA256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*