- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376214 > MX98905B (Electronic Theatre Controls, Inc.) The MX98905 is designed for easy implementation of CSMA/CD local area networks, PDF資料下載
參數(shù)資料
| 型號： | MX98905B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| 中文描述： | 該MX98905是專為易于實(shí)現(xiàn)的多址/光盤局域網(wǎng)， |
| 文件頁數(shù)： | 66/86頁 |
| 文件大小： | 352K |
| 代理商： | MX98905B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
66
P/N: PM0365
REV. 1.3, NOV 20 ,1995
MX98905B
REGISTER DESCRIPTION (Continued)
16. DMA REGISTERS
The DMA Registers are partitioned into three groups:
Transmit, Receive, and Remote DMA Registers, as the
diagram shows on the next page.
The Transmit group contains three registers: TPSR,
TBCR0 and TBCR1. Registers in this group are used to
initialize the Local DMA channel for transmission of
packets.
PSTART, PSTOP, CURR, BNRY, Receive Byte Counter,
CLDA0 and CLDA1 are located in the receive group. They
are used to initialize the Local DMA channel for packet
reception. Meanwhile, the Page Start, Page Stop, Current
and Boundary Registers are also used by the Buffer
Management Logic to supervise the Receive Buffer Ring.
The Remote DMA Registers are used to initialize the
Remote DMA. Six registers are included: RSAR0,
RSAR1, RBCR0, RBCR1, CRDA0 and CRDA1.
The diagram on the next page shows 8- and 16-bit
registers. For slave mode read/write, the 16-bit internal
registers are also accessed as 8-bit registers by the host.
Thus, the 16-bit Transmit Byte Count Register is broken
into two 8-bit registers, namely, TBCR0 and TBCR1.
Similarly, Remote Start Address and Remote Byte Count
are broken into RSAR0, RSAR1, and RBCR0, RBCR1.
Registers TPSR, PSTART, PSTOP, CURR and BNRY
only check or control the upper 8 bits of address informa-
tion on the bus. Thus, they are shifted to position 15-8, as
shown in the diagram on the next page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98905B | IEEE 802.3, 10BASE5, 10BASE2 Controller and Integrated Bus Interface(IEEE 802.3, 10BASE5, 10BASE2控制器和集成總線接口) |
| MX98905BFC | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MXA2312A | Low Cost, +2,-2 g Dual Axis Accelerometer with Analog Outputs |
| MXA2500K | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA2500KV | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98905BFC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MX98L715BEC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX-9C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX-9G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX9G100B | 制造商:Panasonic Industrial Company 功能描述:90x90 gearhead for 40W motor,100:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。