- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376214 > MX98905B (Electronic Theatre Controls, Inc.) The MX98905 is designed for easy implementation of CSMA/CD local area networks, PDF資料下載
參數(shù)資料
| 型號： | MX98905B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| 中文描述： | 該MX98905是專為易于實現(xiàn)的多址/光盤局域網(wǎng)， |
| 文件頁數(shù)： | 28/86頁 |
| 文件大?。?/td> | 352K |
| 代理商： | MX98905B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
28
P/N: PM0365
REV. 1.3, NOV 20 ,1995
MX98905B
24. COLLISION RECOVERY
If transmission has collided with another station, the
buffer management logic, which monitors the transmit
circuitry will reset the FIFO and restore the Transmit
DMA pointers for retransmission of the packet. When
collision is detected, the COL bit in TSR will be set and
the NCR (Number of Collisions Register) will be
incremented. If each of the 15 retransmissions results
in a collision, the transmission will be terminated and
the ABT bit in the TSR will be set. If excessive
collisions (i.e., 16 consecutive collisions) are
encountered, NCR reads as zeros and transmission is
aborted.
25. TRANSMIT PACKET ASSEMBLY FORMAT
The following diagrams show the format for assem-
bling packets before they are transmitted for different
byte- ordering schemes. The various formats are
selected in the Data Configuration Register.
DA = Destination Address
SA = Source Address
T/L = Type/Length Field
DA1
DA3
DA5
SA1
SA3
SA5
T/T1
DATA1
DA0
DA2
DA4
SA0
SA2
SA6
T/L0
DATA0
BIT D15
D8 D7
D0
BOS = 0, WTS -1 in Data Configuration Register. This
format used with Series 32000, 808X-type processors.
DA0
DA2
DA4
SA0
SA2
SA4
T/L0
DATA0
DA1
DA3
DA5
SA1
SA3
SA5
T/L1
DATA1
BIT D15
D8 D7
D0
BOS = 1, WTS = 1 in Data Configuration Register. This
format is used with 68000-type processors.
相關PDF資料 |
PDF描述 |
|---|---|
| MX98905B | IEEE 802.3, 10BASE5, 10BASE2 Controller and Integrated Bus Interface(IEEE 802.3, 10BASE5, 10BASE2控制器和集成總線接口) |
| MX98905BFC | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MXA2312A | Low Cost, +2,-2 g Dual Axis Accelerometer with Analog Outputs |
| MXA2500K | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA2500KV | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MX98905BFC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MX98L715BEC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX-9C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX-9G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX9G100B | 制造商:Panasonic Industrial Company 功能描述:90x90 gearhead for 40W motor,100:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。