參數(shù)資料
型號: MV6001
廠商: Zarlink Semiconductor Inc.
英文描述: HDLC/DMA CONTROLLER
中文描述: 的HDLC / DMA控制器
文件頁數(shù): 10/12頁
文件大?。?/td> 239K
代理商: MV6001
MV6001
9
SWITCHING CHARACTERISTICS
Value
Typ.
Characteristic
SymboI
Min.
Max.
Units
Conditions
Maximum DMA clock frequency
Maximum TX clock frequency
Maximum RX clock frequency
Minimum MR duration
RXIP to RCK set-up time
RXIP to RCK hold time
BAK to DMACK set-up time
BAK to DMACK hold time
Delay DMA clock to
MRD
Delay DMA clock to
MWR
Delay RCK
to
RINT
Delay, TCK to
TINT
Delay, TCK
or RCK
to BRQ
Delay, DMACK to AEN
Delay, DMACK to ASB
Delay, TCK to TXoP
Delay, TCK to ToP2
Hold, DMACK to
MRD
Hold, DMACK to
MWR
Hold, DMACK to BRQ
Hold, DMACK to AEN
Hold, DMACK to ASB
Data to WR set-up
WR to data hold
RD to data delay
RD to data hold
DMACK to data/address delay
FDMACK
FTCK
FRCK
t
rs
t
su
t
h
t
su
t
h
t
d
t
d
t
d
t
d
t
d
t
d
t
d
t
d
t
d
t
h
t
h
t
h
t
h
t
h
t
su
t
h
t
d
t
h
t
d
8
128
128
MHz
kHz
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Fig.8(a)
Fig.8(b)
Fig.8(b)
Fig.8(b)
Fig.8(b)
Fig.8(c)
Fig.8(c)
Fig.8(d)
Fig.8(c)
Fig.8(c) & (d)
Fig.8(c)
Fig.8(c)
Fig.8(c)
Fig.8(c)
Fig.8(d)
Fig.8(d)
Fig.8(d)
Fig.8(d)
Fig.8(d)
Fig.9(a)
Fig.9(a)
Fig.9(b)
Fig.9(b)
Fig.10
0
90
0
25
40
40
50
60
70
40
40
70
60
90
50
60
30
40
55
55
110
90
90
55
55
115
115
130
75
55
55
50
60
相關(guān)PDF資料
PDF描述
MV601DP Remote-Control Receiver/Decoder
MV601MP Remote-Control Receiver/Decoder
MV6101B0DG Logic IC
MV6101B0DP Logic IC
MV65030-25B0DG x9 Asynchronous FIFO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MV6001B0DG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:HDLC/DMA CONTROLLER
MV6001B0DP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications
MV6001BODG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
MV6001BODP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
MV601 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REMOTE CONTROL RECEIVER