1
Motorola TMOS Power MOSFET Transistor Device Data
"
! !
N–Channel Enhancement–Mode Silicon Gate
TMOS V is a new technology designed to achieve an on–resistance
area product about one–half that of standard MOSFETs. This new
technology more than doubles the present cell density of our 50
and 60 volt TMOS devices. Just as with our TMOS E–FET designs,
TMOS V is designed to withstand high energy in the avalanche and
commutation modes. Designed for low voltage, high speed
switching applications in power supplies, converters and power
motor controls, these devices are particularly well suited for bridge
circuits where diode speed and commutating safe operating areas
are critical and offer additional safety margin against unexpected
voltage transients.
New Features of TMOS V
On–resistance Area Product about One–half that of Standard
MOSFETs with New Low Voltage, Low RDS(on) Technology
Faster Switching than E–FET Predecessors
Features Common to TMOS V and TMOS E–FETs
Avalanche Energy Specified
IDSS and VDS(on) Specified at Elevated Temperature
Static Parameters are the Same for both TMOS V and TMOS E–FET
Surface Mount Package Available in 16 mm 13–inch/2500 Unit
Tape & Reel, Add T4 Suffix to Part Number
MAXIMUM RATINGS
(TC = 25
°
C unless otherwise noted)
Rating
Symbol
Value
Unit
Drain–to–Source Voltage
VDSS
VDGR
VGS
VGSM
ID
ID
IDM
PD
60
Vdc
Drain–to–Gate Voltage (RGS = 1.0 M
)
Gate–to–Source Voltage — Continuous
60
Vdc
— Non–Repetitive (tp
≤
10 ms)
±
15
±
25
Vdc
Vpk
Drain Current — Continuous
— Continuous @ 100
°
C
— Single Pulse (tp
≤
10
μ
s)
52
41
182
Adc
Apk
Total Power Dissipation
Derate above 25
°
C
Total Power Dissipation @ TA = 25
°
C (1)
Operating and Storage Temperature Range
188
1.25
3.0
Watts
W/
°
C
Watts
TJ, Tstg
EAS
– 55 to 175
°
C
mJ
Single Pulse Drain–to–Source Avalanche Energy — STARTING TJ = 25
°
C
(VDD = 25 Vdc, VGS = 5 Vdc, PEAK IL = 52 Apk, L = 0.3 mH, RG = 25
)
Thermal Resistance — Junction to Case
— Junction to Ambient
— Junction to Ambient (1)
406
R
θ
JC
R
θ
JA
R
θ
JA
TL
0.8
62.5
50
°
C/W
Maximum Lead Temperature for Soldering Purposes, 1/8
″
from Case for 10 seconds
(1) When surface mounted to an FR4 board using the minimum recommended pad size.
Designer’s Data for “Worst Case” Conditions
— The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET, Designer’s, and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Thermal Clad is a trademark of the Bergquist Company.
Preferred
devices are Motorola recommended choices for future use and best overall value.
260
°
C
REV 3
Order this document
by MTB52N06VL/D
SEMICONDUCTOR TECHNICAL DATA
TM
TMOS POWER FET
52 AMPERES
60 VOLTS
RDS(on) = 0.025 OHM
CASE 418B–02, Style 2
D2PAK
D
S
G
Motorola Preferred Device