參數(shù)資料
型號: MT92220
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 數(shù)字傳輸電路
英文描述: 1023 Channel Voice Over IP/AAL2 Processor
中文描述: ATM NETWORK INTERFACE, PBGA608
封裝: 31 X 31 MM, 2.50 MM HEIGHT, MS-034, EPBGA-608
文件頁數(shù): 97/210頁
文件大?。?/td> 1536K
代理商: MT92220
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當前第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁
Data Sheet
MT92220
97
Zarlink Semiconductor Inc.
structures to route various associated signaling or control payload types to other extension structures (which can
then send them to control agents like the CPU, or on the HDLC bus).
The table is pointed to by the Payload Type/Marker Bit Table Base field in the structure. Since the payload type and
marker bit are, together, 8 bits, there are 256 entries in a table.
Conversely, in UDP-only connections, the UDP payload length is used to point in this structure. Since the pointer is
only 8 bits, the UDP length will be capped, and the value 255 will be used if the payload length is greater than 255.
RTP Sequence number checking is also performed on each packet received by the structure. When a new packet
arrives its sequence number is compared to the Last Received Sequence Number, and if they do not follow each
other sequentially, a sequence number error will be reported and an error structure containing both sequence
numbers will be reported. If the LR (Loss Report) bit is set, the module will report any packet loss by generating an
error report structure that will contain both the previous and current sequence number.
Then, the Network Jitter may be calculated. The Network Jitter is a measure of how much the inter-arrival delay
between 2 packets varies on average. When each packet is received, the module calculates the difference between
its current time stamp and the Last Received Timestamp, as well as the difference in actual arrival time in the chip
using the current local timestamp and the Last Local Timestamp.
Once it calculates this inter-arrival delay, it adds it to the previous network jitter using the function J = J*(15/16) +
D*(1/16), where J is the old sum and D is the new value. When the software wishes to generate an RTCP packet, it
can consult this value and insert it in the inter arrival jitter field of the RTCP packet.
Note that packets will only be included in the Network Jitter if, after looking them up in the treatment table, their
Include Jitter bit is '1'. If this bit is '0', then the Network Jitter will not be updated and the Last Received Timestamp
and Last Local Timestamp will not be modified. In other words, from a network jitter standpoint, it will be as if the
packet never arrived.
All valid packets will also be included in the structure's 16-bit Received Packet count and 32-bit Received Octet
Count. These are used to monitor the size and frequency of packets that are received. In the case of the octet
count, it helps to see what is the average size of the packets being received. The RX Channel structures will also
have their own counters.
When packets are looked-up in the table, the result will give an RX Channel Structure Number as well as the type of
the RX Channel Structure. The RX Channel Structure Number is then used to select the correct RX Channel
Structure Address from the RX connection structure and the RX Channel structure is read. This structure may be in
the xxPCM, HDLC or CPU format. If the Type field in the RX Connection Structure associated to the RX Channel
Structure is delete, then no RX Channel structure will be read and the packet will be deleted. Otherwise, the RX
Channel structure is read and interpreted according to its type.
相關(guān)PDF資料
PDF描述
MT9300B Multi-Channel Voice Echo Canceller
MT9300BL Multi-Channel Voice Echo Canceller
MT9300BV Multi-Channel Voice Echo Canceller
MT9315 CMOS Acoustic Echo Canceller
MT933 3.3V 10/100 Fast Ethernet Transceiver to MII
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT92220BG 制造商:Microsemi Corporation 功能描述:
MT9234MU 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機,辦公室 - 元件,配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標準包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34,V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H(145mm x 109mm x 25mm) 供應商設(shè)備封裝:- 包裝:散裝
MT9234MU-CDC 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機,辦公室 - 元件,配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標準包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34,V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H(145mm x 109mm x 25mm) 供應商設(shè)備封裝:- 包裝:散裝
MT9234MU-CDC-CP 功能描述:MODEM V.92 DATA/FAX USB WORLD 25 RoHS:是 類別:計算機,辦公室 - 元件,配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標準包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34,V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H(145mm x 109mm x 25mm) 供應商設(shè)備封裝:- 包裝:散裝
MT9234MU-CDC-XR 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機,辦公室 - 元件,配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標準包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34,V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H(145mm x 109mm x 25mm) 供應商設(shè)備封裝:- 包裝:散裝