- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT92220 (ZARLINK SEMICONDUCTOR INC) 1023 Channel Voice Over IP/AAL2 Processor PDF資料下載
參數(shù)資料
| 型號： | MT92220 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 1023 Channel Voice Over IP/AAL2 Processor |
| 中文描述： | ATM NETWORK INTERFACE, PBGA608 |
| 封裝： | 31 X 31 MM, 2.50 MM HEIGHT, MS-034, EPBGA-608 |
| 文件頁數(shù)： | 39/210頁 |
| 文件大小： | 1536K |
| 代理商： | MT92220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁
Data Sheet
MT92220
39
Zarlink Semiconductor Inc.
Figure 17 - Rx Flow 2
The packet’s destination may be one of the TX link packet buffers, the Network CPU packet buffer, or the packet
disassembly module. If the packet’s destination is the packet disassembly module, then the post-search structure
will contain a pointer to a valid RX RTP Connection Structure. The packet is then written into the Packet
Disassembly Memory and read on the other side by the packet disassembly module.
The packet disassembly module reads the RX RTP Connection Structure, and based on the Marker bit and Payload
type of the packet (or its UDP length, if it carries no RTP), it will search in the Payload Byte/Marker Bit table for the
entry number that corresponds to the current packet. The entry number will point to 1 of 16 RX RTP channel
structures, which may be xxPCM Channel Structures, HDLC Channel Structures, CPU Channel Structures or may
indicate to delete the packet.
An RX RTP xxPCM Channel Structure will contain pointers to one or many circular buffers in which its PCM data
will be written, depending on how many bearers it carries. It will also contain a pointer to an RTP Common PDV
Absorption Structure, which will be used to do de-jittering on the bearer’s payload. Many xxPCM Channels can
share the same Common PDV Absorption Structure, which allows them to be de-jittered in common and ensures
that a slip on one will force a slip on all.
If the selected channel structure is an RX HDLC Channel Structure, then it will contain a pointer to an RX HDLC
Stream/Buffer Control Structure, which will itself point to a circular buffer. In HDLC, channels are policed
independently, but are then merged into a common circular buffer for the entire stream. The RX HDLC
Stream/Buffer Control Structure will contain the base address as well as the read and write pointers to this circular
buffer.
If the selected channel structure is an RX CPU Channel Structure, it will contain a pointer to an RX CPU Buffer
Control Structure. Except for the fact that the CPU Channel Structure will not request HDLC framing to be
Packet
Identification
Buffer Handles
(global) NET6
Packet
Parsing
Next
Header
Memory
(global)
ID4
Profile
Memory
(Option +
TOS)
(global) ID1
Identification
Key CRC +
hashing
Profile
Memory Entry
(Hash Key
Mask) (1 per
Profile) ID1
Binary Tree
Search
Binary Tree
(global) ID6
Post-Search
Process
Post-Search
Confirmation
Structure (1
per
connection or
header) ID2
Flow
Table (1
per
logical
subnet)
ID0
Identifi-
cation
Key (pre-
CRC)
First Post-
Search
Confirmation
Structure
Address
IP Address
Index
(points to an
entry in the
Flow Table)
Initial Default
Post-Search
Structure (1
per packet
type) ID2
RX RTP Connection
Structure Base Address
If the post-search process decides to search for the
packet in the binary tree using another profile
If the initial search was for an MPLS label, MPOA
tag or ELAN ID, and the result is valid, then the
packet will be parsed again, ignoring that header
Packet Parsing: Reads through the headers of the packet, finds protocol errors, extracts the headers that
will be used to form the identification key based on the packet type.
Identification Key CRC + hashing: Applies a mask to the identification key, then performs a CRC on it,
and annexes the profile number to obtain a 60-bit key.
Binary Tree Search: Searches for the identification key in the binary tree. If it succeeds, returns a pointer
to a Post-Search Confirmation Structure. If it fails, the Profile Default Structure will be
consulted.
Post-Search Process: Compares the packet’s headers to those in the post-search confirmation structure.
Also checks if the packet passes the flow table look-up. If the packet fails, it will use the profile default
structure to establish its destination. The destination may be back to the packet identifier (in the case of a
header, i.e. MPLS, MPOA, ELAN-ID) or back to the Identification Key CRC + hashing process, if the
established destination is to route using another profile.
RX AAL2 VC process: Does AAL2 cell-level treatment, breaks down cells into AAL2 mini-packets, find Seq
# and HEC errors. It will send mini-packets to an RX AAL2 connection structure according to their CID.
RX AAL2 Raw
Cell Buffer
Pointers
(global)
RAWCELL2
RX AAL2 VC
Process
RX AAL2 VC
Structure (1
per VC)
AAL2STR2
RX AAL2 CID
Translation
Structure (1 per
VC) AAL2STR1
RTP Data
AAL2 Data
AAL2 Control
Profile Default
Post-Search
Structure (1 per
profile) ID2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9300B | Multi-Channel Voice Echo Canceller |
| MT9300BL | Multi-Channel Voice Echo Canceller |
| MT9300BV | Multi-Channel Voice Echo Canceller |
| MT9315 | CMOS Acoustic Echo Canceller |
| MT933 | 3.3V 10/100 Fast Ethernet Transceiver to MII |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT92220BG | 制造商:Microsemi Corporation 功能描述: |
| MT9234MU | 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機，辦公室 - 元件，配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標(biāo)準(zhǔn)包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34，V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H（145mm x 109mm x 25mm） 供應(yīng)商設(shè)備封裝:- 包裝:散裝 |
| MT9234MU-CDC | 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機，辦公室 - 元件，配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標(biāo)準(zhǔn)包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34，V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H（145mm x 109mm x 25mm） 供應(yīng)商設(shè)備封裝:- 包裝:散裝 |
| MT9234MU-CDC-CP | 功能描述:MODEM V.92 DATA/FAX USB WORLD 25 RoHS:是 類別:計算機，辦公室 - 元件，配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標(biāo)準(zhǔn)包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34，V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H（145mm x 109mm x 25mm） 供應(yīng)商設(shè)備封裝:- 包裝:散裝 |
| MT9234MU-CDC-XR | 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機，辦公室 - 元件，配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標(biāo)準(zhǔn)包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34，V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H（145mm x 109mm x 25mm） 供應(yīng)商設(shè)備封裝:- 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。