- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT92220 (ZARLINK SEMICONDUCTOR INC) 1023 Channel Voice Over IP/AAL2 Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | MT92220 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 1023 Channel Voice Over IP/AAL2 Processor |
| 中文描述： | ATM NETWORK INTERFACE, PBGA608 |
| 封裝： | 31 X 31 MM, 2.50 MM HEIGHT, MS-034, EPBGA-608 |
| 文件頁(yè)數(shù)： | 39/210頁(yè) |
| 文件大小： | 1536K |
| 代理商： | MT92220 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)
Data Sheet
MT92220
39
Zarlink Semiconductor Inc.
Figure 17 - Rx Flow 2
The packet’s destination may be one of the TX link packet buffers, the Network CPU packet buffer, or the packet
disassembly module. If the packet’s destination is the packet disassembly module, then the post-search structure
will contain a pointer to a valid RX RTP Connection Structure. The packet is then written into the Packet
Disassembly Memory and read on the other side by the packet disassembly module.
The packet disassembly module reads the RX RTP Connection Structure, and based on the Marker bit and Payload
type of the packet (or its UDP length, if it carries no RTP), it will search in the Payload Byte/Marker Bit table for the
entry number that corresponds to the current packet. The entry number will point to 1 of 16 RX RTP channel
structures, which may be xxPCM Channel Structures, HDLC Channel Structures, CPU Channel Structures or may
indicate to delete the packet.
An RX RTP xxPCM Channel Structure will contain pointers to one or many circular buffers in which its PCM data
will be written, depending on how many bearers it carries. It will also contain a pointer to an RTP Common PDV
Absorption Structure, which will be used to do de-jittering on the bearer’s payload. Many xxPCM Channels can
share the same Common PDV Absorption Structure, which allows them to be de-jittered in common and ensures
that a slip on one will force a slip on all.
If the selected channel structure is an RX HDLC Channel Structure, then it will contain a pointer to an RX HDLC
Stream/Buffer Control Structure, which will itself point to a circular buffer. In HDLC, channels are policed
independently, but are then merged into a common circular buffer for the entire stream. The RX HDLC
Stream/Buffer Control Structure will contain the base address as well as the read and write pointers to this circular
buffer.
If the selected channel structure is an RX CPU Channel Structure, it will contain a pointer to an RX CPU Buffer
Control Structure. Except for the fact that the CPU Channel Structure will not request HDLC framing to be
Packet
Identification
Buffer Handles
(global) NET6
Packet
Parsing
Next
Header
Memory
(global)
ID4
Profile
Memory
(Option +
TOS)
(global) ID1
Identification
Key CRC +
hashing
Profile
Memory Entry
(Hash Key
Mask) (1 per
Profile) ID1
Binary Tree
Search
Binary Tree
(global) ID6
Post-Search
Process
Post-Search
Confirmation
Structure (1
per
connection or
header) ID2
Flow
Table (1
per
logical
subnet)
ID0
Identifi-
cation
Key (pre-
CRC)
First Post-
Search
Confirmation
Structure
Address
IP Address
Index
(points to an
entry in the
Flow Table)
Initial Default
Post-Search
Structure (1
per packet
type) ID2
RX RTP Connection
Structure Base Address
If the post-search process decides to search for the
packet in the binary tree using another profile
If the initial search was for an MPLS label, MPOA
tag or ELAN ID, and the result is valid, then the
packet will be parsed again, ignoring that header
Packet Parsing: Reads through the headers of the packet, finds protocol errors, extracts the headers that
will be used to form the identification key based on the packet type.
Identification Key CRC + hashing: Applies a mask to the identification key, then performs a CRC on it,
and annexes the profile number to obtain a 60-bit key.
Binary Tree Search: Searches for the identification key in the binary tree. If it succeeds, returns a pointer
to a Post-Search Confirmation Structure. If it fails, the Profile Default Structure will be
consulted.
Post-Search Process: Compares the packet’s headers to those in the post-search confirmation structure.
Also checks if the packet passes the flow table look-up. If the packet fails, it will use the profile default
structure to establish its destination. The destination may be back to the packet identifier (in the case of a
header, i.e. MPLS, MPOA, ELAN-ID) or back to the Identification Key CRC + hashing process, if the
established destination is to route using another profile.
RX AAL2 VC process: Does AAL2 cell-level treatment, breaks down cells into AAL2 mini-packets, find Seq
# and HEC errors. It will send mini-packets to an RX AAL2 connection structure according to their CID.
RX AAL2 Raw
Cell Buffer
Pointers
(global)
RAWCELL2
RX AAL2 VC
Process
RX AAL2 VC
Structure (1
per VC)
AAL2STR2
RX AAL2 CID
Translation
Structure (1 per
VC) AAL2STR1
RTP Data
AAL2 Data
AAL2 Control
Profile Default
Post-Search
Structure (1 per
profile) ID2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9300B | Multi-Channel Voice Echo Canceller |
| MT9300BL | Multi-Channel Voice Echo Canceller |
| MT9300BV | Multi-Channel Voice Echo Canceller |
| MT9315 | CMOS Acoustic Echo Canceller |
| MT933 | 3.3V 10/100 Fast Ethernet Transceiver to MII |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT92220BG | 制造商:Microsemi Corporation 功能描述: |
| MT9234MU | 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計(jì)算機(jī)，辦公室 - 元件，配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標(biāo)準(zhǔn)包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34，V.92 波特率:- 電源電壓:- 安裝類型:臺(tái)式 封裝/外殼:5.7" L x 4.3" W x 1.0" H（145mm x 109mm x 25mm） 供應(yīng)商設(shè)備封裝:- 包裝:散裝 |
| MT9234MU-CDC | 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計(jì)算機(jī)，辦公室 - 元件，配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標(biāo)準(zhǔn)包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34，V.92 波特率:- 電源電壓:- 安裝類型:臺(tái)式 封裝/外殼:5.7" L x 4.3" W x 1.0" H（145mm x 109mm x 25mm） 供應(yīng)商設(shè)備封裝:- 包裝:散裝 |
| MT9234MU-CDC-CP | 功能描述:MODEM V.92 DATA/FAX USB WORLD 25 RoHS:是 類別:計(jì)算機(jī)，辦公室 - 元件，配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標(biāo)準(zhǔn)包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34，V.92 波特率:- 電源電壓:- 安裝類型:臺(tái)式 封裝/外殼:5.7" L x 4.3" W x 1.0" H（145mm x 109mm x 25mm） 供應(yīng)商設(shè)備封裝:- 包裝:散裝 |
| MT9234MU-CDC-XR | 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計(jì)算機(jī)，辦公室 - 元件，配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標(biāo)準(zhǔn)包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34，V.92 波特率:- 電源電壓:- 安裝類型:臺(tái)式 封裝/外殼:5.7" L x 4.3" W x 1.0" H（145mm x 109mm x 25mm） 供應(yīng)商設(shè)備封裝:- 包裝:散裝 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。