參數(shù)資料
型號(hào): MT46HC32M16LGCM-54IT:B
元件分類(lèi): DRAM
英文描述: 32M X 16 DDR DRAM, 5.4 ns, PBGA90
封裝: 10 X 13 MM, GREEN, PLASTIC, VFBGA-90
文件頁(yè)數(shù): 73/98頁(yè)
文件大?。?/td> 3258K
Figure 36: Consecutive WRITE-to-WRITE
CK
CK#
Command
WRITE1, 2
NOP
WRITE1, 2
NOP
Address
Bank,
Col b
NOP
Bank,
Col n
T0
T1
T2
T3
T2n
T4
T5
T4n
T3n
T1n
DQ3
DQS
DM
Don’t Care
Transitioning Data
tDQSS (NOM)
DIN
Notes: 1. Each WRITE command can be to any bank.
2. An uninterrupted burst of 4 is shown.
3. DINb (n) = data-in for column b (n).
Figure 37: Nonconsecutive WRITE-to-WRITE
CK
CK#
Command
WRITE1,2
NOP
Address
Bank,
Col b
Bank,
Col n
T0
T1
T2
T3
T2n
T4
T5
T4n
T1n
T5n
DQ3
DQS
DM
tDQSS (NOM)
Don’t Care
Transitioning Data
DIN
WRITE1,2
DIN
Notes: 1. Each WRITE command can be to any bank.
2. An uninterrupted burst of 4 is shown.
3. DINb (n) = data-in for column b (n).
512Mb: x16, x32 Mobile LPDDR SDRAM
WRITE Operation
PDF: 09005aef82d5d305
512mb_ddr_mobile_sdram_t47m.pdf – Rev. I 12/09 EN
75
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT47H32M16BT-37VL:A 32M X 16 DDR DRAM, 0.5 ns, PBGA92
MT47H64M16HQ-3IT:G 64M X 16 DDR DRAM, 0.4 ns, PBGA60
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V128M4 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM