參數(shù)資料
型號: MT46HC32M16LGCM-54IT:B
元件分類: DRAM
英文描述: 32M X 16 DDR DRAM, 5.4 ns, PBGA90
封裝: 10 X 13 MM, GREEN, PLASTIC, VFBGA-90
文件頁數(shù): 63/98頁
文件大?。?/td> 3258K
Figure 28: READ-to-WRITE
CK#
T0
T1
T2
T3
T2n
T3n
T4
T5
T1n
T4n
T5n
CK
CK#
T0
T1
T2
T3
T2n
T3n
T4
T5
T4n
T5n
CK
Don’t Care
Transitioning Data
Command
READ1
BST2
NOP
Address
Bank,
Col n
WRITE1
Bank,
Col b
DM
tDQSS
(NOM)
DQ3,4
DQS
CL = 2
Command
READ1
BST2
NOP
Address
Bank,
Col n
WRITE1
Bank,
Col b
DM
tDQSS
(NOM)
DQ3,4
DQS
CL = 3
NOP
DOUT
DIN
DOUT
DIN
Notes: 1. BL = 4 in the cases shown (applies for bursts of 8 and 16 as well; if BL = 2, the BST com-
mand shown can be NOP).
2. BST = BURST TERMINATE command; page remains open.
3. DOUTn = data-out from column n.
4. DINb = data-in from column b.
5. Shown with nominal tAC, tDQSCK, and tDQSQ.
6. CKE = HIGH.
512Mb: x16, x32 Mobile LPDDR SDRAM
READ Operation
PDF: 09005aef82d5d305
512mb_ddr_mobile_sdram_t47m.pdf – Rev. I 12/09 EN
66
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT47H32M16BT-37VL:A 32M X 16 DDR DRAM, 0.5 ns, PBGA92
MT47H64M16HQ-3IT:G 64M X 16 DDR DRAM, 0.4 ns, PBGA60
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V128M4 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM