- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45388 > MSC8254TVT800B (FREESCALE SEMICONDUCTOR INC) 0-BIT, OTHER DSP, PBGA783 PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC8254TVT800B |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 0-BIT, OTHER DSP, PBGA783 |
| 封裝： | 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783 |
| 文件頁(yè)數(shù)： | 40/68頁(yè) |
| 文件大?。?/td> | 909K |
| 代理商： | MSC8254TVT800B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
Electrical Characteristics
MSC8254 Quad-Core Digital Signal Processor Data Sheet, Rev. 4
Freescale Semiconductor
45
2.6.2.4
SGMII AC Timing Specifications
Note:
Specifications are valid at the recommended operating conditions listed in Table 3.
Transmitter and receiver AC characteristics are measured at the transmitter outputs (SR[1–2]_TX[n] and SR[1–2]_TX[n]) or at
the receiver inputs (SR[1–2]_RX[n] and SR[1–2]_RX[n]) as depicted in Figure 19, respectively.
Table 29 provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing
specifications do not include REF_CLK jitter.
Table 30 provides the SGMII receiver AC timing specifications. The AC timing specifications do not include REF_CLK jitter.
Figure 19. SGMII AC Test/Measurement Load
Table 29. SGMII Transmit AC Timing Specifications
Parameter
Symbol
Min
Typ
Max
Unit
Notes
Deterministic Jitter
JD
—
0.17
UI p-p
—
Total Jitter
JT
—
0.35
UI p-p
2
Unit Interval
UI
799.92
800
800.08
ps
1
Notes:
1.
See Figure 18 for single frequency sinusoidal jitter limits
2.
Each UI is 800 ps ± 100 ppm.
Table 30. SGMII Receive AC Timing Specifications
Parameter
Symbol
Min
Typ
Max
Unit
Notes
Deterministic Jitter Tolerance
JD
0.37
—
UI p-p
1, 2
Combined Deterministic and Random Jitter Tolerance
JDR
0.55
—
UI p-p
1, 2
Total Jitter Tolerance
JT
0.65
—
UI p-p
1,2
Bit Error Ratio
BER
—
10-12
——
Unit Interval
UI
799.92
800.00
800.08
ps
3
Notes:
1.
Measured at receiver.
2.
Refer to RapidIOTM 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications. Also see Figure 18.
3.
Each UI is 800 ps ± 100 ppm.
TX
Silicon
+ Package
D+ Package
Pin
D– Package
Pin
C = CTX
R = 50
Ω
R = 50
Ω
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8254SVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8254TVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8256SVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8256TVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8256SVT1000B | 0-BIT, OTHER DSP, PBGA783 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8256 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Six-Core Digital Signal Processor |
| MSC8256_11 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Six-Core Digital Signal Processor |
| MSC8256ETAG1000B | 制造商:Freescale Semiconductor 功能描述:DSP,STARCORE, 6-CORE - Bulk |
| MSC8256SAG1000B | 制造商:Freescale Semiconductor 功能描述:DSP,STARCORE,6-CORE R2.1 - Bulk |
| MSC8256SVT1000B | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC DSPStarcore6-core R2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。