參數(shù)資料
型號： MSC8254TVT800B
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 數(shù)字信號處理
英文描述： 0-BIT, OTHER DSP, PBGA783
封裝： 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783
文件頁數(shù)： 28/68頁
文件大?。?/td> 909K
代理商： MSC8254TVT800B
MSC8254 Quad-Core Digital Signal Processor Data Sheet, Rev. 4
Electrical Characteristics
Freescale Semiconductor
34
2.5.3.4
DC-Level Requirements for SGMII Configurations
Note:
Specifications are valid at the recommended operating conditions listed in Table 3
Table 15 describes the SGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are
measured at the transmitter outputs (SR[1–2]_TX[n] and SR[1–2]_TX[n]) as shown in Figure 10.
Table 14. Serial RapidIO Receiver DC Specifications
Parameter
Symbol
Min
Typical
Max
Units
Notes
Differential input voltage
VIN
200
—
1600
mVp-p
1
Notes:
1.
Measured at receiver.
Table 15. SGMII DC Transmitter Electrical Characteristics
Parameter
Symbol
Min
Typ
Max
Unit
Notes
Output high voltage
VOH
——
XVDD_SRDS-Typ/2 + |VOD|-max/2
mV
1
Output low voltage
VOL
XVDD_SRDS-Typ/2 – |VOD|-max/2
—
mV
1
Output differential
voltage (XVDD-Typ at
1.0 V)
|VOD|
323
500
725
mV
2,3,4
296
459
665
2,3,5
269
417
604
2,3,6
243
376
545
2,3,7
215
333
483
2,3,8
189
292
424
2,3,9
162
250
362
2,3,10
Output impedance
(single-ended)
RO
40
50
60
Ω
—
Notes:
1.
This does not align to DC-coupled SGMII. XVDD_SRDS2-Typ = 1.1 V.
2.
The |VOD| value shown in the table assumes full multitude by setting srd_smit_lvl as 000 and the following transmit
equalization setting in the XMITEQAB (for lanes A and B) or XMITEQEF (for lanes E and F) bit field of Control Register:
The MSB (bit 0) of the above bit field is set to zero (selecting the full VDD-DIFF-p-p amplitude which is power up default);
The LSB (bit [1–3]) of the above bit field is set based on the equalization settings listed in notes 4 through 10.
3.
The |VOD| value shown in the Typ column is based on the condition of XVDD_SRDS2-Typ = 1.0 V, no common mode offset
variation (VOS =500mV), SerDes transmitter is terminated with 100-Ω differential load between
4.
Equalization setting: 1.0x: 0000.
5.
Equalization setting: 1.09x: 1000.
6.
Equalization setting: 1.2x: 0100.
7.
Equalization setting: 1.33x: 1100.
8.
Equalization setting: 1.5x: 0010.
9.
Equalization setting: 1.71x: 1010.
10. Equalization setting: 2.0x: 0110.
11. |VOD| = |VSR[1–2]_TXn– VSR[1–2]_TXn|. |VOD| is also referred to as output differential peak voltage. VTX-DIFFp-p = 2*|VOD|.
相關(guān)PDF資料
PDF描述
MSC8254SVT800B 0-BIT, OTHER DSP, PBGA783
MSC8254TVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8256SVT800B 0-BIT, OTHER DSP, PBGA783
MSC8256TVT800B 0-BIT, OTHER DSP, PBGA783
MSC8256SVT1000B 0-BIT, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8256 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Six-Core Digital Signal Processor
MSC8256_11 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Six-Core Digital Signal Processor
MSC8256ETAG1000B 制造商:Freescale Semiconductor 功能描述:DSP,STARCORE, 6-CORE - Bulk
MSC8256SAG1000B 制造商:Freescale Semiconductor 功能描述:DSP,STARCORE,6-CORE R2.1 - Bulk
MSC8256SVT1000B 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSPStarcore6-core R2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*